

Inter PC Communication

Dissertation submitted to the Jawaharlal Nehru University
in partial fulfilment of the requirements for
the award of the Degree of
MASTER OF TECHNOLOGY

V. KISHAN

School of Computer and Systems Sciences
Jawaharlal Nehru University
New Delhi
January 1988

Inter PC Communication

Dissertation submitted to the Jawaharlal Nehru University
in partial fulfilment of the requirements for
the award of the Degree of
MASTER OF TECHNOLOGY

V. KISHAN

School of Computer and Systems Sciences
Jawaharlal Nehru University
New Delhi
January 1988

CERTIFICATE

This work, embodied in the dissertation titled,

INTER PC COMMUNICATION

has been carried out by Mr.V.Kishan ,bonafide student of school of computer and systems sciences, Jawaharlal Nehru University, New Delhi.

This work is original and has not been submitted for any degree or diploma in any other university or institute.

CMM

Dr.S.Balasundaram
Asst.Professor
School of Computer and Systems Sciences
Jawaharlal Nehru University

New Delhi

Prof Karmeshu

Dean, School of Computer and Systems Sciences Jawaharlal Nehru University

New Delhi

SYNOPSIS .

If an institute or organization has more than one computer system, it is very much essential that these computers to be interconnected, so that they can exchange information. My aim in this project is to -

Interconnect two PCs with RS232-C interface and then provide facilities for file transfer between the PCs and other utilities like mail and phone. The file transfer between the pcs is carried out in the background by implementing multitasking. Resource sharing is incorporated wherein a printer connected to one of the pcs can be accessed by the other PC as well.

The PC to PC connection can be improved with some more facilities and some more PCs can be connected ullet to the existing two node network.

ACKNOWLEDGEMENTS

My sincere thanks are due to Dr A.K.Dua, Systems Manager, CMC Ltd, New Delhi who initiated me to this innovative project.

I 'am very much indebted to my guide, Dr.S.Balasundaram, Asst.Professor, who has been extreemly helpful and encouraging throughout the project, without which it would have been very difficult to complete the project.

Mr.Sanjiv Aggarwal, Systems Engineer, CMC Ltd, New Delhi played a very significant role by giving me timely and usefull suggestions and sparing his valuable time for discussions with me.

Mr.Katpalia of DCM data products gave very useful suggestions regarding the implementation of multitasking. I am thankful to him.

I express my heartfelt gratitude to Prof.K.K.Nambiar, former dean of our school, for providing the required facilities and for his unfailing interest he has shown in this project, without which it would not have materialized.

I am thankful to our dean Prof.Karmeshu,who has shown special interest in my work.

CONTENTS

1.	Intro	duction	1
2.	IBM P	C and RS232-C Architecture	.3
	2.1	8088 Architecture	3
	2.2	Interrupts and interrupt service routins	8
	2.3	Serial asynchronous communication	13
	2.4	RS-232C serial data transfers	17
з.	PC to	PC communication	18
	3.1	Introduction	18
	3.2	UART intialization	20
	3.3	Implementation	22
		3.3.1 The RESPC module	23
		3.3.2 The SYSINT module	29
		3.3.3 The TIME_INT module	31
	•	3.3.4 The PCNET module	33
	,	3.3.5 The FACILITY module	37
		3.3.6 The PHONE facility	48
		3.3.7 The MAIL facility	48
		3.3.8 The file transfer utility	51
		3.3.9 Resource sharing with DOS utility	51
4.	Instru	ictions for use	54
5.	Future	e extensions and modifications	55
Appendix A 8088 instruction set			
Appendix B Programming 8250 UART			
Program listings			

INTRODUCTION

As computers have become smaller, cheaper and more numorous, people have become more and more interested in connecting them together to form networks and distributed systems. Advanced computer and communication technology has been the key to survival of a many institutions and organizations. The exciting tools and techniques of this high technology are used in high technology base, for arriving at general solutions and for applications support. These approaches to the implementation of computer metworks are revolutionizing communications, business systems and manufacturing and technology. When different computers can communicate with each other and are interconnected into a network, we have many advantages like —

- greater reliability
- sharing common resourses
- better support facilities
- faster response time
- internetworking capabilities
- flexibility in application programs and so on.

Most of the terminals that connect office desks to mainframes are dumb. In contrast, the personal computer is fast developing into an intelligent user-programmable terminal. It is a monotask but multi processor, low cost, high capacity device. There is a significant trend toward multifunction work station as opposed to single

function terminals. Interconnecting personal computers into a local area network and networking these with a main frame system offers many advantages.

MOTIVATION FOR THIS PROJECT :

We, at JNU have very good computing facilities. The systems include a VAX 11/780, HP1000 and six DCM TANDY1000 pcs. So far these computers are isolated and there is no way a user working on one system can look into his files on the other machine. My basic aim is to provide this facility. Since networking all these computers in not a task that can be completed with in a semester of six months, i started with a subset of it.

I want to connect all the pcs into a local area network. As a first step towards this, i wanted to interconnect two pcs through RS-232C, so that they can exchange information. This can be extended to interconnect all the pcs into a token ring network. By adding some more software, the pcs can also be connected to the VAX. Collision detection has to implemented when more than two pcs are interconnected. Ideally the master pc should be a PC/XT or a PC/AT.

II.IBM PC AND RS232-C ARCHITECTURE

The brain of the personal computer is the 8088 microprocessor. This chapter gives an introduction to the architecture and programming aspects of the INTEL 8088 microprocessor and it's communication aspects.

2.1 8088 Architecture

Fig 2.1 shows the internal architecture of 8088 microprocessor. The control unit and working registers are divided into three groups according to their functions. They are -


- i. The data group ,which is essentially the set of arithmetic registers,
- ii.The pointer group ,which includes base and index registers, but also contains the program counter and stack pointer,
- iii. The segment group which is a set of special purpose base registers.

All the registers are 16 bit wide.

The data group consists of AX,BX,CX and DX registers. These registers can be used to store both operands and results and each of them can be accessed as a whole,or lower and upper bytes can be accessed separately.

In addition to serving as arithmetic registers, the BX,CX and DX registers play special addressing, counting and I/O roles.

BX may be used as a base register in address



^{*}For the 8086 the program counter is called the instruction pointer (IP).

FIG 2.1 8088 BLOCK DIAGRAM

calculations.

CX is used as an implied counter by certain instructions.

DX is used to hold the I/O address during certain I/O operations.

The pointer and index group consists of the IP,SP,BP,SI and DI registers. The instruction pointer (IP) and SP registers are essentially the program counter and stack pointer registers, but the complete instruction and stack addresses are formed by adding the contents of these registers to the four bit left shifted contents of the code segment(CS) and stack segment(SS) registers. BP is a base register for accessing the stack and may be used with other registers and/or a displacement, that is a part of instruction. The SI and DI registers are for indexing. Although, they may be used by themselves, they are often used with the BX or BP registers and/or a displacement. Except for the IP, a pointer can be used to hold an operand, but must be accessed as a whole.

To provide flexible base addressing and indexing, a data address may be formed by adding together a combination of the BX or BP register contents, SI or DI register contents and a displacement. The result of such computation is called an effective address(EA) or offset. The final data address, however is determined by adding the EA to the four bit left shifted contents of the appropriate data segment, extra segment or stack segment registers. This

enables the proceesor to generate a 20 bit address .

The segment group consists of the CS,SS,DS and ES registers. The utilization of the segment registers essentially devides the memory space into overlapping segments,with each segment being 64k bytes long and beginning at a 16 byte paragraph boundary, i.e beginning at an address that is divisible by 16. So the contents of the segment register is the segment address and the segment address multiplied by 16 is the beginning physical segment address.

The advantages of using segment registers are to 1. Allow the memory capacity to be one magabyte even though the addresses associated with the individual instructions are only 16 bits wide.

- 2. Allow the instruction, data or the stack portion of a program to be more than 64k bytes long by using more than one code, data or stack segment.
- 3. Facilitate the use of separate memory areas for a program, it's data and the stack.
- 4. Permit a program and/or it's data to be put into different areas of memory each time the program is executed.

FLAGS: The 8088's Program status word(PSW) contains 16 bits, but seven of them are not used. Each bit in the PSW is called a flag. The flags are divided into the conditional flags, which reflect the result of the previous operation involving the ALU, and control flags which control the execution of special functions.

The flags are summarized below. The lower byte in

the PSW corresponds to the eight bit PSW in the 8085 and contains all of the condition flags, except the overflow flag(OF).

The condition flags are -

SF (sign flag) is set if the result is negative, reset if positive.


ZF (zero flag) is set if the result is zero and reset if the result is nonzero.

PF (parity flag) is set if the lower order eight bits of the result contain an even number of ones, otherwise it is cleared.

CF (carry flag) - an addition or subtraction causes this flag to be set if a carry in MSB or a borrow is needed.

AF (auxiliary carry flag) is set if there is a carry out of bit 3 during an addition or a borrow by bit 3 during a subtraction. This is used exclusively for BCD arithmetic.

OF (overflow flaq) is set if an overflow occurs.



DF (direction flag) - used by string manipulation instructions. If clear, the string is processed from it's beginning with the first element having the lowest address. Otherwise the string is processed from the high address towards the low address.

IF (interrupt enable flag) - If set, a certain type of interrupt (a maskable interrupt) can be recognized by the CPU, otherwise these interrupts are ignored.

TF (trap flag) if set, a trap is executed after the current instruction.

The 8088 provides various addressing modes, for details see Microcomputer Systems: The 8086/8088 family by YU-CHENG LIU and GLENN A.GIBSON. See appendix A for the instruction set of 8088.

2.2. Interrupts and interrupt service routines

It is sometimes necessary to have a computer automatically execute one of a collection of special routines, whenever certain conditions exist within a program or the computer system. The action that prompts the execution of one of these routines is called an interrupt and the routine that is executed is called an interrupt service routine. There are two general classes of interrupts and associated routines. They are the interanl interrupts that are initiated by the state of the CPU or by an instruction and the external interrupts that are caused by a signal being sent to the CPU from elsewhere in the computer system. Typical internal interrupts are those caused by division by a zero or a special instruction like INT and typical external interrupts are caused by the need of an I/O device to be served by the CPU.

In general interrupts can be recognized in two ways.

a. By polling and b.Interrupt basis. In polling, the CPU regularly checks the I/O ports for any pending interrupts. The disadvantage with polling is that the CPU time will be

wasted, since the CPU has to regularly check the I/O devices. Not only that, data can be lost at the I/O port if there is considerable delay in successive pollings. In the other mode, i.e., interrupt basis the CPU recognizes the interrupt only when the I/O device sends an interrupt.


An interrupt service routine is similar procedure, in that it may be branched to from any other program and return branch is made to that program after interrupt service routine is executed. The interrupt service routine must be so written that, except for the lapse in time, the interrupted program will proceed just as if nothing had happened. This means that the PSW and the registers used by the routine must be saved and restored and the return be made to the instruction following the instruction executed before the interrupt. An interrupt service routine is unlike a procedure in that, instead of being linked to a particular program, it is sometimes put in a fixed place in memory. Because it is not linked to other. segments, it can use only common areas that are absolutely located to communicate with other programs. Because some kinds of interrupts are initiated by external events, they occour at random points in the interrupted program. For such interrupts no parameter addresses can be passed to the interrupt routine.Instead, data communication can be made through variables that are directly accessible routines.

Regardless of the type of the interrupt, the

action that results from an interrupt are the same and are known as the interrupt sequense. Some kind of interrupts are controlled by the IF and TF flags and in those cases, these flags must be properly set or else the interrupt action is blocked. If the conditions for an interrupt are met and the necessary flags are set, the instruction that is currently executing is completed and the interrupt sequence proceeds by pushing the current contents of the PSW,CS and IP on to the stack, inputting the new contents of IP and CS from a double word whose address is determined by the type of interrupt and clearing the IF and TF flags. The new contents of the IP and CS determine the beginning address of interrupt service routine to be executed. After the interrupt has been executed, the return is made to the interrupted program by an instruction called IRET which pops the IP,CS and PSW from the stack.

The double word containing the new contents of IP and CS is called the interrupt pointer. Each interrupt type will be given a number between 0 and 255 inclusive and the address of the interrupt pointer is found by multiplying the type by 4. These addresses are loaded by the operating system when the system is booted.

I/O operations that take place between I/O devices and CPU on an interrupt basis are called interrupt I/O.Since there is only one interrupt input to an 8088,in order to support more than one device, programmable interrupt priority management circuit (8259) is connected to INTR and INTA pins of 8088.See Fig 2.2 for a block diagram



^{*}AO * 0 for addressing the first word (ICW1) and 1 for addressing the succeeding words.

FIG 2.2. 8259 INTERRUPT PRIORITY MANAGEMENT BLOCK DIAGRAM

² AO = 1 for addressing the first word and 0 for addressing the succeeding words.

³ Bits correspond to IR inputs, Bit = 1 means IR is masked and Bit = 0 means it is not masked.

⁴tf 8259A is a master, Bit = 1 indicates that the corresponding IR input is connected to a slave. For a slave, bits 3-7 are 0 and bits 0-2 identify the slave.

of 8259 interrupt controller.I/O devices are connected to the different levels of priority management circuit.Each level is assigned a unique interrupt vector. When an interrupt comes from a device on a particular level, priority management circuit checks for the priority.If any higher priority interrupt is in progress ,it keeps it in pending, otherwise it interrupts the CPU on behalf of the I/O device and sends the interrupt vector number which enables the CPU to respond to the interrupt.

interrupt priority management contains the logic needed to assign priorities to incoming requests. For example, the highest priority could be given to IRO, the next priority to IR1 and so on. When interrupt request is recognized by the priority logic as having the highest priority, then the three least significant bits of the type register are set to the number of the request line, a bit is set in the inservice register and interrupt is sent to the CPU. If IF flag is set then the CPU returns an acknowledgement signal and the management circuit sends the CPU the type. All the requests having priority are blocked untill the bit in the inservice register is cleared, an action which is normally done by routine.Therefore when IF is reenabled STI instruction, higher priority requests may interrupt currently executing routine, but the lower priority requests will be blocked by the priority logic until the bit that was set in the in service register is cleared. This allows the

lower priority interrupts to proceed. The priority management circuit is programmable.

For details of programming the 8259 refer INTEL manual.

In addition to the built in priority, a one byte mask register is provided to allow the masking of individual requests. Bit n in this register is for masking IRn.


2.3 Serial asynchronous communication

For two computers to exchange information, there should be proper interface between them. This is provided through a communication link, which facilitates the data transfer.

Within the computer, data is transferred in parallel, because that is the fastest way to do it. For transferring data over long distances, however parallel data transfer requires too many wires, which is not feasible when the computers are located far apart. Therefore data to be sent to long distances is usually converted from parallel form to serial form, so it can be sent on a single wire or a pair of wires. Serial data received from a distant source is converted to parallel form, so that it can be easily transferred to the computer bus.

Serial data can be sent synchronously or asynchronously. For synchronous transmission, data is sent in blocks at a constant rate. The start and end of block are identified with specific bytes or bit patterns. For asynchronous transmission, each data character has a bit

which identifies it's start and one or two bits which identifies it's end. Since each character is individually identified, characters can be sent at any time.



Fiq 2.3 Asynchronous communication format

Fig 2.3 shows the bit format often used for transmitting asynchronous data.When no data is being sent, the single line is in a constant high or state. The beginning of a data character is indicated by line going low for one bit time. This bit is called a bit. The data bits are then sent out on the line one after other.The significant bit the least is first.Depending on the system,the data word may consist 5,6,7 or 8 bits. Following the data bits, a parity used to check for the errors in the received data. Some systems do not insert or look for a parity bit. After the data bits and parity bit ,the signal line is returned at least one bit time to identify the end character. This always high bit, is referred to as stop bit.Some systems use 2 stop bits.

The term baud rate is used to indicate the rate at which serial data is transferred. Commonly used baud rates are 110,300,1200,2400,4800,9600 and 19200.

To interface a computer with serial data lines, the data must be converted to and from serial form. A parrallel in, serial out shift register and a serial

in,parallel out shift register can be used to do this. A hand shaking circuitry is needed to ensure that the transmitter does not send data faster than it can be read in by the receiving system. There are available several programmable LSI devices which contain most of the circuitry needed for serial communication. A device such as the INS 8250 which can do asynchronous communication is referred to as a Universal Asynchronous Receiver Transmitter or UART.

Fig 2.4 shows the block diagram of 8250. status register would contain error and other information concerning the state of the current transmission, and the control register is for holding the information that determines the operating mode of the interface. The data buffer is paired with data in shift reqister.During an input operation, the bits are brought into the shift register one at a time and after a character has been received, the information is transferred to the data iπ buffer register, where it waits to be taken by the CPU. Similarly the data out buffer is associated with a parallel output shift register.An output is performed by sending data to the data out buffer, transferring it to the shift register and then shifting it to the serial output line.

Although there are several ways in which the four port registers can be addressed, it has been assumed that the status register can only be read from and control register can only be written into. Therefore an active signal on the read line would indicate either the status or data in buffer




FIG 2.4
8250 VART BLOCK DIAGRAM

register. The interface has separate lines for sending and receiving information. So it can be used as a full duplex channel.

The information can be read from data_in register either by polling or on an interrupt basis.In our implementation, the characters are received on an interrupt basis.Accordingly the 8250 is programmed to interrupt whenever there is a character in data_in register.It is also programmed to the appropriate baud rate, number of stop bits, number of data bits, and the parity.

For details of programming the 8250, see appendix B.

2.4 RS-232C serial data transfer standards

Modems and other devices used to send serial data referred to as data communication are often equipment(DCE). The terminals or computers that are sending or receiving the data are referred as data terminal equipment(DTE). In response to the need for signal and hand shake standards between DCE and DTE the Electronics Industries Association (EIA) developed EIA standard RS-232C. This standard describes the configuration and function of 25 singnal and handshake pins for serial data transfer. It also describes the voltage level, impedence level, rise and fall times, maximum bit rate and maximum capacitance for these signal lines.RS-232C specifies 25 signal pins and specifies that the DTE connector should be a male and the DCE connector should be a female. A specific connector is not given, but the most commonly used connectors are the DB25-P

male and the DB25-S female. It is important to note the order in which the pins are numbered. See appendix B for RS-232C pin configuration.

The voltage levels for all RS-232C signals are as follows-A logic high or mark is a voltage between -3V and -15V under load. A logic low is a voltage between +3V and +15V under load. Voltages such as +/-12V are commonly used.

III . PC TO PC COMMUNICATION

3.1 INTRODUCTION

For a terminal to communicate with a nearby computer, a simple RS-232C connection is sufficient. If the computer is distant, then a modem is required.

As another example of computer communication, suppose that we have several computers in one building or a complex of buildings, that need to communicate with each other. What is needed in this case is a high speed network, commonly called a local area network or LAN, connecting the computers together. In this part of the project, we are connecting two PCs via RS-232C, which will communicate at a baud rate of 9600. Since only two PCs are connected, no bus arbitration is required, However if more PCs are connected, then collisions have to be taken care of.

The facilities provided in this project are -

- a. File transfer between the pcs .
- b. Other utilities like mail and phone.
- c. Resource sharing.

The file transfer utility runs in the background. When a request for file transfer is made from pcl to pc2, a resident program on pc2 responds to the request and transfers the file in background. The user can continue his session as usual, and for the larger part, is unaware of

the file transfer. A printer connected to one of the PCs can be accessed by both the PCs.

Our aim in this work is to get the maximum throughput of the pcs and share the resourses like printer. When we are using RS-232C, the data transfer rate is always slow.RS-232C can support only upto 9600 baud rate, while the CPU execution speed is much higher. It has to wait till each byte is transferred. Not only this, we are keeping the user idle. A user requsting for a file can wait, but it is not reasonable to keep a file sender idle. To overcome this problem, we are doing the serving job in the background.

When there is a request from pc1, the process residing in pc2 is initiated and requests the user for his permission for the file transfer. If the request is granted, it continues the job, otherwise simply returns.

LANGUAGES CHOSEN

For writing interrupt service routines and adjusting the interrupt vectors, assembly language is the natural choice and we chose the same for our RESPC program.

The rest of the module is developed in TURBO pascal.Pascal, as such is a good procedural language and it is much easier to debug a program written in pascal.Compiling and debugging with TURBO Pascal is very easy because of it's speed and inbuilt editor.TURBO also provides excellent and very useful features like interface to assembly language programs, executing MSDOS interrupt service routines, windowing, direct memory access, direct port

addressing, efficient file handling and enabling and disabling I/O errors.

The assembly language interface is used iπ calling GETKEY and GETBUFF assembly functions. Many of procedures like POSCUR and 90 on utilize the software interrupt service routine execution facility.Windowing has æ direct usaqe with modifications for cursor positioning. Direct port addressing capability is utilized in addressing the 8250 communication port.

3.2 UART INTIALIZATION

The theory and programming aspects of UART were discussed in chapter2. The PC has two communication ports and COM2.Each of them сап be independently programmed.For PC to PC communication,COM1 is used.The interrupt output of this device is connected to the IR4 interrupt of the 8259A priority interrupt controller in the PC mother board. The 8259A itself is mostly initialized BIOS when the system is booted. However, since the UART connected to IR4 of the 8259A,that input has to unmasked. To do this, the current contents of the 8259A interrupt mask register are read in from address 21H. The bit corresponding to IR4 (bit 4) is then ANDed with a unmask the interrupt and the result put back in reqister.

In this communication, only four wires are used (See Fig4.1). RXD (Receive Data), TXD (Transmit Data),

protective ground and signal ground; and 8250 is programmed accordingly.

First the divisor latch register is programmed for the appropriate baud rate. To program the baud rate, the devisor latch address bit (DLAB) of line control register has to be set. So 80H is output to line control register.

Next, the divisor latch register 03F8H and 03F9H are programmed with the appropriate baud rate. For a baud rate of 9600, the values to be output are 00 to 03F9H and 0C to 03F8H. Since the communication parameters can be changed with in the session using the setup option, this baud rate is programmable and can be changed at any time.

Next, the line control register is programmed with the default parameters. For our communication, the parameters are 8 bit data, one stop bit and no parity. Hence 03 is output to the line control register. Like baud the line control register. Like baud

Since characters are received on an interrupt enable data available interrupt bit (bit 0) in enable register is set. So 01 is output to enable register.

interrupt enable register.

In this implementation, characters are received on an interrupt basis and buffered. These characters are later read from another program and processed. Let us consider a simple program where characters are received by polling the 8250 and displayed, and input from the keyboard is sent to another PC.

Initialize 8250

repeat

if keypressed, then read key and send it

if UART has a character, then read the

character and display it

forever.

The above program works well at 300bd or 600bd. However for a baud rate of 1200 and above, the first character of each line of characters received from the host will be lost. After a carriage return is sent to the CRT, the display on the screen is scrolled up one line. Not only this, the input from the keyboard has to be processed and the received characters have to processed for escape and control sequences, which takes considerable time. To avoid loss of characters during this time, the characters are received on an interrupt basis and stored in a circular buffer.

3.3 IMPLEMENTATION:

This package consists of assembly programs and pascal programs, in which pascal programs are loaded and executed using assembly routines and assembly programs are called from pascal programs.

These programs are -

- 1. RESPC.ASM
- 2. PCNET.ASM
- 3. FACILITY.PAS
- 4. PHONE.PAS
- 5. MAIL.PAS

- 6. ASKFILE.PAS
- 7. DOS.PAS

3.3.1 RESPC: -

See Fig 3.1 for a flowchart of RESPC. This program is written in assembly language. It stores the characters in a circular buffer and another function GETBUFF (which is in another module) reads characters from this buffer. Since both these functions share certain parameters, there should be a way to access these common parameters. In this implementation, the Data Segment of RESPC is stored in 0000:0184H. GETBUFF later loads the DS with the data in 0000:0184H and accesses different parameters as offsets with in the data segment.


Since communication port is connected to IR4 of 8259A, the 8259A will send interrupt vector OC to the processor. So the starting address of the communication interrupt service routine is stored at vector 60H, using DOS function call 25H, later it will be stored at OC by a routine TEMPCOM .

The communication interrupt service routine,which is resident all the time in memory, receives characters from PC2 and stores them in circular buffer. The flow chart is given in fig 3.2

Since the interrupt can occour at any time, it is important to save the DS register and load the DS with DATA-HERE.

The buffer used here here is a circular buffer. One

RESPC



COMM-INT ENABLE INTERRUPTS SAVE AXBX, CX, DX, DI, DS LOAD DS WITH DATA SEGMENT OF RESIDEM read from Port OBF8 Inter INCREMENT TAIL-PTR YES TAIL-PTR = 1000 TAIL-PTR=0 HEAD-PTR YES TAEL-PTR NO STORE AL IN QUEUF POINTED BY TAIL-PTR INCREMENT CHAR-COUNT YES CHAR- COUNT <900 SEND XOFF TO VAX SET XOFF-SENT FLAG END OF INTERRUPT TO 8250 RESTORE REGS (RETURN) F16 3.2

pointer called the tail-pointer is used to keep track of where the next byte is written into buffer. Another pointer called the head-pointer is used to keep track of where the next character is to be read from the buffer. The buffer is circular because, when the tail-ptr reads the highest location in the memory space set aside for the buffer, it is wrapped around to the beginning of the buffer again. The head-ptr follows the tail-ptr around the circle as characters are read from the buffer. The checks are made on the tail-ptr before a character is written into buffer.

First the tal-ptr is brought into a register and incremented. This incremented value is then compared with the maximum number of bytes the buffer can load. If the values are equal, the pointer is at the highest address in the buffer. So the register is reset to zero, after current character is put into the buffer. The value will be loaded into the tail-ptr to wrap around to the lowest address in the buffer.

Secondly,a check is made to see if the incremented value of the tail-ptr is equal to the head-ptr. If the two are equal, it means that the current byte can be written, but for the next byte the buffer would be full. If this happens, an XOFF character is sent to PC2 to stop it from sending more characters and the xoff-sent flag is set. But. some characters may be sent by PC2 before we send XOFF. To avoaid this, every time a character is stored in buffer, a variable char-count is incremented. This char-count

is compared with 950 and if they are equal, an XOFF is sent and xoff-sent flag is set. This way the host is restrained from sending more characters before the buffer gets filled up.

The other procedure which reads characters from this buffer(GETBUFF) checks the xoff-sent flag after every read. If this flag is set, it checks the char-count to see if there is enough space in the buffer. If the char-count is less than 750, it sends an XON and resets xoff-sent flag. This assures that there is a buffer space of 250 characters and RESPC can ressume buffering.

Finally before returning, an end of interrupt command must be sent to the 8259A to reset bit4 of the interrupt mask register.

PCNET is an assembly program, consisting of SYSINT, TIME_INT and TEMPCOM interrupt routines. Before proceeding to describe these routines, it should be born in mind that MSDOS is a single user operating system and it's code is not reentrant. In our program, the file transfer is carried in multitasking. SYSINT and TIME_INT serve this purpose.

For all I/O functions and certain special functions, every program has to request the operating system, with the proper parameters. The operating system does the specified task and gives control back to the called process. IBM pc provides some firmware routines for certain

basic functions and MSDOS provides variety of routines under interupt 21H with different function calls.(See DOS technical reference manual for detailes). Since MSDOS is a single user operating system, we can run only one process at a time and only one function request is made at a time. The process requests for system services one after the other. Since MSDOS routines are not reentrant, in the multitasking, when a process enters the system routine, other process should not be allowed to enter. If this is allowed the system will crash. We can implement multitasking, by executing each process till it's time slice expires. This works very well if both processes are not requesting for system services at the same time.

But imagine a case, where multitasking is implemented and a process called a system function ,and it's time slice is over when it is halfway through in the system call. If control is passed on to the other process, and if that process also requests for the same function, there is no way MSDOS can know that the request has come from the second process and it is in the way of serving it. Hence the register variables of the first process will be reinitialized ,which will lead to system crash. One solution to this is to execute the process, though it's time slice has expired. But this may lead to another problem, where the system routine may be indefinitely waiting for the input.For example it may indefinitely wait for an input from keyboard. The user may take his own time in giving the input.During this time,the process is simply waiting for the

input from the keyboard and the second process can not be served. Since MSDOD is serving one process, we should keep the other process's request in pending. Another solution to this problem is not to allow MSDOS to respond to keyboard I/O until a key has been pressed. This method is implemented in the following SYSINT routine.

3.3.2 SYSINT: When a system call is made by a process, it puts the appropriate values into the registers and executes the corresponding interrupt. Then control branches to the appropriate address and the routine is executed. When we run PCNET, it takes the address of the actual system routine and places it in vector 64H. It stores the starting address of SYSINT at vector 21H. So whenever a system call is made with vector 21h. The control is retained by SYSINT.

This SYSINT checks the int flag. If it is set, it gives control to the actual system routine. This is necessary because, when a process reads a key through MSDOS, it returns the ASCII value in AL register. If the key is an extended key, AL contains zero and another call must be made to get the extended code. When this happens, the next request must be served to the same process. For this, SYSINT sets the intflag, when the process is leaving the SYSINT in this particular case.

In the next step SYSINT checks whether the request is for keyboard I/O.If it is ,it simply loops until a key or keys are pressed. Then it sets the key flag and the int flag and gives control to the system routine. If




FIG 3.3

the request is not for keyboard I/O, it simply gives control to the system routine. Since it is looping for a keyboard input in SYSINT, TIME_INT can give control to the other process. This int flag serves as an indicator to the TIME_INT that a process is getting system service from MSDOS.

After executing the system service routine, control is returned to SYS_INT.Then it resets the intflag.If the returned value is that of an extended key, then it sets the int flag , resets the keyflag and control is returned to the requested process. The flowchart is given in Fig 3.3

3.3.3 TIME_INT : IBM PC has 8253-5 timer chip,which has three timers in it. One is connected to the CPU through 8259 interrupt priority controller, the second one is connected to DMA and the third is connected to the speaker. When the system is booted, MSDOS programs the first timer to interrupt the processor periodically, so that the timer routine does the time keeping. Timer has the highest priority interrupt. It IRO of the 8259 interrupt priority connected to controller. implementation, Multitasking Iπ our accomplished, using this timer. Whenever there is a timer interrupt, control is retained by our TIME_INT routine. This routine first does the system time keeping, then it pops the instruction pointer code segment and PSW of the interrupted process from the stack. It checks whether the interrupted process is getting served by MSDOS by checking the intflag code segment of the interrupted process. If the the intflag is set or the code segment is equal to the segment

TIME_INT




FIG 3.4

the MSDOS system routine, it restores the stack and is returned back to the interupted control process.Otherwise, it stores all registers the control block and loads the registers with the values of the next process to be served, from the process control block of the other process .The PSW.CS and IP of the process to given control are pushed onto the stack and control is given back to that process by executing IRET instruction. flowchart is given in Fig 3.4

3.3.4 PCNET : This program initializes the 8250 such that, whenever it receives a character, it should interrupt the processor. It's interrupt level .on 8259 priority controller is IR4 and it's vector is OCh. PCNET stores address of the TEMPCOM interrupt service routine at OCH and 67H. This routine stores all the registers of the interrupted process, masks IR4 bit of the 8259 priority controller, so that another interupt is not recognized during the execution of this routine. Whenever there is an interrupt from 8250, it reads the characters from UART and checks if the caharacter is an escape character.If it is then it gives control to a process, where it checks for the request and serves it. If the received character is not an escape character, then TEMPCOM unkmasks IR4, sends an end of interrupt to 8259 and calls the disable function. This disable function places the starting address of the TEMPCOM at vector OCh and loads registers of the interrupted process from the process control block and gives control to it.




FIG 3.5 (CONTD)




FIG 3.5

PCNET initializes 8250 by calling INIT subroutine for communication parameters of 9600 baud rate,8 bits,no parity and one stop bit and to generate interrupt, whenever a character is recieved. Then it loads the starting address of TEMPCOM at 0Ch and 67H, stores the addresses of the original timer and interrupt 21H service routines in 63H and 64H respectively, then stores the SYSINT address at vector 21H and makes the whole program memory resident by reserving another 20k of memory space.

When TEMPCOM gives control to PCNET after receiving an escape character, it initializes all the registers to execute this process and then copies COMM_INT address from 60H to OCH. It sends a character 'C' to the other computer so that it can goahead. If the received character is other than 'A', it stores the address of the TIME_INT routine at vector O8H and initializes multitasking. It then stores the return address of the pascal program at vector 66H and calls the pascal program FACILITY for further service.

If a user on one pc wants to run a command on the other pc,he will send an escape character ,followed by the character 'A'.To execute MSDOS commands,we should release around 17k of memory allocated to the current process to load a copy of COMMAND.COM into this memory.Then place the command string at offset 80H with the string length as the first byte and a carriage return as the string terminator .Then make the DS:DX to point to the string COMMAND.COM and make ES:BX point to the parameter block and

load AL with zero, AH with 4BH, save SS and SP registers in an area other than stack and execute interrupt 21H, which loads and excutes COMMAND.COM. This COMMAND.COM picks up the command stored at offset 80H and executes it.

On return from the executed command, most of the registers have been changed, including SS and SP. These registers have to be restored.

If the received character is 'A', it stores the TIME_INT address at O8H, waits for some time and restores the original timer routine at OCH. Then it reads the command sent by the other user and places it in 80H and executes the command as explained above. Then it calls the module FACILITY, by placing the character 'D' in variable TRAY. The flowchart is given in Fig 3.5.

3.3.5 FACILITY: This program, written in pascal consists of external and internal procedures and functions. All external procedures and functions are coded in assebmly. Let us see how assembly programs are called from Turbo pascal and how parameters are passed.

When an assembly routine is to be called from a pascal program as a procedure/function, it should be defined as external procedure/function in the pascal program. The assembly program has to be separately assembled, linked and converted to binary form by using EXE2BIN utility.

Let us consider a pasçal program and an assembly program.

Pascal program

```
program pascal_assembly_interface;
       function decr(var
                                     integer)
                                                    integer;
external 'decr.bin';
       var i,j : integer;
       begin
          i := 1;
          j := decr(i);
          write('i = ',i);
       end.
  Assembly program
        ; function decr(var n : integer); integer;
         dear proc
                      near
               PUSH
                      BP
               MOV
                      .BP,SP
               LES
                      DI,[BP+4]
                      AX,ES:[DI]
               MOV
               DEC
                      ΑX
               MOV
                      ES:[DI],AX
               POP
                      BP
                      6
               RET
               endp
```

where i is a variable in pascal initialized to 1. The assembly function DECR is called with the parameter i. The function takes the variable i, decriments it and returns the decrimented value. The pascal program then prints this returned value.

Let us see how the parameters are passed.Turbo Pascal passes parameters through stack.

At entry, the stack pointer points to the stacked return address of the caller to this routine. The higher address (sp+2) contains the address of the parameter passed by the caller. To access the parameter, we use BP register. Since this BP register would have been used in calling program,we must save BP as the first step in assembly program.In principle,all the registers that are being used in the assembly routine have to be saved, and then restored when returning control to the caller. Then the current stack pointer is assigned to BP. Both SP and BP the value of the saved BP register. The returnaddress address and the BP reqister values are each of two bytes, hence the parameter is found on the stack at location [BP+4]. The parameter is taken from this area, incremented and put back at the same location. BP register is restored and control is returned to the caller by executing RET. RET pops only the return address from the stack. we mustalso pop the paremeter, we shold use RET 6.

The following external procedures are used -

GETKEY: This function checks, if there is any input from the keyboard and returns the data if any, to the called program. The flow chart is given in Fig 3.6.

GETKEY START SAVE BP BP - SP AH -- 01 INT 16 SET ZERO FLAG RESET AH -- 00 INT 16 ES:[DI] - AX RESTORE BP (RETURN)

Fig 3.6

CHECK IF KEY IS PRESSED

READ THE PRESSED KEY INTO AL

PUT THE KEY INTO EXTERNAL VARIABLE INT 16H BIOS routine provides different functions, depending on the value loaded in reg AH. AH=0 returns the code for a pressed key in AL. AH=1 returns the zero flag=0 if a key has been pressed. INT 16 is called with AH=1. If zflag is set, there is no input from the keyboard and execution returns to the caller. If the zflag is 0, the keyboard input is read into AL and the value returned.

GETBUFF: This function checks if there is date in the circular buffer and returns the data, if there is any. The flow chart is given in Fig 3.7

All the registers are saved. The contents of [0000:0184] are loaded into DS, so that the variables of RESPC are accessible here. Once DS points to the data segment, the variables within the date segment are accessible as off sets using the registers BX and DI.

By comparing the head and the tail pointers, a check is made to see if there are any characters in the buffer. If not, the execution is returned to the caller. If a character is available in the buffer, it is read and the head pointer updated to point to the next available character. If the pointer is at the top of the space allocated for the buffer, the pointer is wrapped around to the start of the buffer. The read character is then passed on to the external variable. As discussed earlier, this function also checks the xoff_sent flag and sends an XON if there is enough space in the buffer.

INTPAS: This routine stores the starting address of FACILITY at address 65H and makes the whole program memory resident and gives control to MSDOS.

RETURN: After the FACILITY program is called and executed from PCNET, this RETURN procedure takes the return address stored at vector 66H and gives control to PCNET.

NOSWAP: This procedure disables multitasking by placing the address of the MSDOS timer routine at vector 08H.

The additional procedures are -

FINDCUR: Finds the position of the cursor by loading 03 into AH, 00 into BX and executing interrupt 10H. The column number is contained in DL and the row number in DH. Row number varies from 0 to 23 and column number varies from 0 to 79 in PC, while they vary from 1 to 24 and 1 to 80 respectively in normal use so a 1 is added to the row and column numbers determined above.

POSCUR: Positions the cursor at the given row and column, by loading 02 in AH,00 into BX, rownumber-1 in DH, column number-1 in DL and executing interrupt 10H.A one is subtracted because of the same arguement as above.

DISPLAY: This Is used in displaying a character with a given attribute. When characters are to be displayed in a mode other than normal, the attribute byte is set and this procedure is called to display the character in the required




FIG 3.7

attribute.For carriage return, line feed and tab, the characters are displayed as they are. For the rest, the character is loaded in AL, 09 into AH, the attribute into BL, the number of characters into CL and interrupt 10H is executed. The cursor is moved to the next column.

SET_DISPLAY: Displays a given string with a given attribute. It repeatedly calls the above procedure for each character of the string.

GETCHAR: In some cases it is necessary to wait till a character is received. This procedure waits till a character is received by repeatedly calling GETBUFF.

SEND: Sends an integer to the host. It reads the line status register of COM1 and checks if bits 5 and 6 corresponding to transmitter holding register empty and transmitter shift register empty are set. If they are set, then the data is sent to the output port [03F8].

READFILENAME: Reads the filename sent by the other user into the string variable called filename. If it is unsuccessfull in reading the filename, it sets fflag.

SENDFILE: This is the actual procedure which runs in the multitasking mode. It reads data from the required file and sends it to the other pc. Data is read from the file in blocks due to the following reason. When SENDFILE runs in the background and the user runs the directory command in the foreground, MSDOS flushes all it's file discriptors in the

SENDFILE




FIG 3.8

memory and hence the file handle of the current file used in the background job will be lost and there will be I/O error. To overcome this problem, this program reads the file in blocks and keeps a count of the number of blocks read. If there is any error in reading the file, it reopens the file and positions the file pointer at the next block to be read.

This SENDFILE procedure reads the filename and opens that file. If the file is not existing, it sends an error message to the other pc, then disables multitasking and returns to the main program. It reads the file block wise and sends the characters one after the other. Then it closes the file and disables multitasking. The flow chart is given in fig 3.8

GETFILE: This procedure is called when a user on pc2 mails a file. It disables the multitasking by calling NOSWAP, reads the filename sent by pc2, creats a file with that name and reads the contents of the file sent by pc2 and stores them in disk till the end of file is encountered. If it is unable to create a file, it sends an error message to the other pc.

SPEAK: This procedure is called, when a user on pc2 makes a phone call to pc1. It prompts the user for his permission. If the permission is granted, it creats two windows on the screen and maintains the message profiles in these two windows. It displays both the data sent and data received. This phone utility is terminated with a c, and the other user is also taken out of PHONE.




FIG 3.9


COMMAND: This procedure is called after the execution of the DOS call, specified by the user on pc2. This will send the output of that command to the pc2, which is stored in the file C:REDIRE CT.


The main program FACILITY is called from the assembly progarm PCNET by keeping the request in the common variable TRAY. It checks the value in TRAY. If it is -

- 'T' calls SENDFILE procedure.
- 'R' calls GETFILE procedure.
- 'P' calls SPEAK procedure.
- 'D' calls COMMAND procedure.

After the execution of the procedure, it returns control to the PCNET which returns control to the user. The flow chart is given in fig 3.9.

- 3.3.6 PHONE: This is an independent pascal program and has to be run separately to invoke PHONE facility. To use the phone facility, PHONE has be run on one of the pcs. When run, it checks to see if the other user is interested in PHONE and proceeds just SPEAK procedure described above. The flowchart is given in Fig 3.10.
- 3.3.7 MAIL: This is an independent program written in pascal. It is invoked when a user wants to mail a file to the other user. It sends the filename and the contents of the file to the other user. Before sending a character, a check is made to see if an XOFF character is sent by the other pc. If an XOFF is received, character transmission is suspended till an XON character is received. This makes sure that characters





are not lost due to buffer overflow. If there is any error in creating a file at the other node, it will receive an error indicator and aborts with an appropriate message. The flowchart is given in Fig 3.11.

3.3.8 ASKFILE: This an independent pascal program, which has to be run to request a file transfer from the other node. The other system sends the data in the file with the consent of the user. It sends the data in the file (if the file is existing). ASKFILE receives this data and stores it in a file. If the file is not existing at the other node, it receives an error message and aborts with an appropriate message. The flowchart is given in Fig 3.12.

3.3.9 DOS : When a user on pcl wants to run a program pc2, he has to invoke this program. Typical application of this facility is to use the printer connected to the other pc with a simple command from this pc.Similarly he can see the directory on the other pc from his pc. This program when run, prompts for the command to be run on the other pc. This command is sent to the other pc for execution. Any output of this command is redirected back to the host pc displayedon screen. When the command is entered, this command is appended with C:REDIRE#CT string ,and a new string is created with the string length at the first position followed by C. This string is then sent to the other pc,where it is executed by loading the COMMAND.COM. outout is buffered in to a file and is transmitted back to




FIG 3-12

this PC and is dsplayed on the screen.

IV INSTRUCTIONS FOR USE

To use the PC to PC communication utilities, proceed as follows - step1 : install C drive and copy COMMAND.COM onto it.

step2 : run RESPC

step3 : run FACILITY

step4 : run PCNET

You need to follow the above steps on both the PCs only once, when you boot the system.

If you are currently using PC1 and want to get a file from PC2 , \mbox{run} ASKFILE .

When prompted, give the filename. With the approval of the other user, the file will be transferred to your disk.

To mail a file to the other user ,run MAIL. When prompted, give the filename. With the consent of the other user, the file will be mailed to him.

To make a phone with the other user, run PHONE . The other user will be informed and if interested, will go into PHONE and you can proceed. Exit the phone with ^C.


To run DOS commands on the other pc, run the program DOS. When prompted, give the command you want to execute. You can use this facility to print your file on the printer connected to the other pc. However, to print a file, first you have to mail the file to the other system. You can also see the directory of the other user.

V FUTURE EXTENSIONS AND MODIFICATIONS

This package can be extended and modified to qive various other facilities to the user.

The file transfer utilities can be modified to include sub directory and/or wild card specifications. These file transfer utilities transfer only character files. Integer files like object files can not be transferred. The program can be modified to transfer integer files by using character stuffing.

This PC to PC communication facility can be extended to connect more than two pcs. Collision detection should be incorporated. If at least one of the system is a PC-XT, it can serve as a file server and a typical LAN sytem can be build up. The ultimate and most usefull architecture is the one, in which any PC can either communicate with the other PC or with VAX with simple software control.



ADD	ADD destination, source Addition				Flago X XXXXX	
Operands	Operands Clocks Transfers' Bytes		Byles	Coding Example		
register, register	·	3	-	2	ADD CX DX	
register, memory	Ä	9 . EA	1	2.4	ADD DI. [BX] ALPHA	
memory, register	-	16 . EA	2	2.4	ADD TEMP CL	
register, immediate		4	!	3.4	ADD CL 2	
memory, immediate		17 . EA	2	3.6	ADD ALPHA, 2	
accumulator immediate		4	-	2.3	ADD AX. 200	
		ŧ l		Į	l.	

AND	AND destination, source Logical and				Flags O DITSZAPC	
Operanda		Clocks	Transfera*	Byles	Costng Example	
register, register		3	-	3	AND AL.BL	
register, memory		DOEA	1	2.4	AND CX.FLAG_WORD	
memory, register		18 + EA	2	2.4	AND ASCHIDILAL	
register, immediate		4		3-4	AND CX.0FOH	
memory, immediate		17 + EA	2	3-8	AND BETA, OTH	
accumulator, immediate			_	2-3	AND AX. 010100000	

CALL	CALL target Call a procedure				
Operar	de Clechs	Transfers*	Byles	Cading Examples CALL NEAR_PROC	
near-proc	19	1	3		
far-proc	28	2	5	CALL FAR PROC	
memptr 16	21 + EA	2	2-4	CALL PROC_TABLE ISI	
16 11 11 11 11 11 11 11 11 11 11 11 11 1	16	1	2	CALL AX	
memptr 32	37 + EA	4 .	2-4	CALL BX TASK SI	
	g g	1 .	I		

СВЖ		CBW (no operands) Convert byte to word			Plaga ODITSZAPC
Operanda		Clocks	Transfers*	Bytes	Coding Exemple
(no operands)		2	-	1	CBW

CLC -	CLC (no Cleer ca	operands) rry Hag		Flego ODITSZAP	CO	
Operands		Cleaks	Transfers*	Syles	Coding Example	
(no operands)		5		1	crc	

		(sbratego gall notice	,	Flaga ODITSZAPC	
Operande		Clecks	Translars*	Bytes	Coding Example
(no operanda)		2	_	1	CLO.

^{*} For the 8085, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer. Pinemonics © Intel, 1978.

CLI		operandsi errupt llag		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Byles	Coding Example
(no operands)	·	2		,	CLI

CMC	CMC ind o			Flags ODITSZAP.C	
Operands		Clocks	Translers*	Bytes	Coding Example
(no operands)		?	<u></u>	1	CMC

11.1011		stination sc edestinatio	ource in to source		Flags O DITSZAPC
		Clocks	Transfers*	Byles	Coding Example
register register		3		2	CMP Bx Cx
register memory		9 . EA		2.4	CMP DH ALPHA
memor, register		9 . EA	١ .	2.4	CMP BP+2: SI
respective in specificates		4	-	3.4	CMP BL-02H
ettantragie , ort ettantfalaler		10 - EA	1	3.6	CMP BY RADAR DI 3420H
acquite afor mererbate		3	-	2.3	CMP AL .0001000018

CMPS	1 -	destisting si	ource-string	Flags ODITSZAPC			
Operands		Clocks	Transfers*	Byles	Coding Example		
dest string source string (repeat) dest string source s	itring	22 9 + 22 rep	2 2 rep	1	CMPS BUFFE BUFFE REPECMPS ID KEY		

CWD	1	operands ob of brow		Flags	
Operands		Clocks	Transfers*	Byles	Coding Example
(no operands)		. 5	-	1	CWD .

DAA	1	operands) adjust for a		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bylos	Coding Example
(no operands)		8	_	\ 1	DAA

DAS	1 -	operandsi adjust for s	subtraction		Flags	0 D I	T S X	ZA	PC
Operands		Clocks	Transfors*	Byles	С	oding	zamp) le	
(no operands)		/ 4		1	DAS	_			

^{*} For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add-four clocks for each 16-bit word transfer. Mnemonics © Intel, 1978

DEC	DEC itestination Decrement by 1			Flags ODITSZAPC
Operands	Clocks	Transfers*	Byles	Coding Example
recib	7	-	1	DEC AX .
regs	j	_	2	DEC AL
memory	1.19 · EA	2	2.4	DEC ARRAY (SI)

DIV	DIV source Division, unsigned			Flago U UUUUU
Operands	Clecus	Transfers*	Bytes	Coding Example
regs	80-90		2	DIV CL
reg16	166-162		2	DIV BX
mem8	186.93) • EA	,	2.4	DIV ALPHA
mem16	(150-168) + £ A	1	2:4	DIV TABLE [SI]

ESC	ESC enternal opcode source Escape		de source	,	Flags ODITSZAP C		
Operands		Clecks	Transfers*	Bytes	Coding Example		
immediate memory		8 . EA	1	2.4	ESC B. ARRAY [SI]		
immediate register		7	-	2	ESC 20.AL		
		1 .	Į	1			

HLT	HLT (no e	operands)			Flaga ODITSZAPC
Operanda		Clocks	Transfors*	Byles	Coding Example
(no operands)		2	-	1 :	HLT

IDIV	IDIV source Integer division	20:	1	Flaga U UUUUU
Opera	nds Ck	cho Transforo	Bytes	Coding Example
800	101	-112 -	2	IDIV BL
10g16	169	-184 -	2	IDIV.CX
mem8	1107	-118) 1	2.4	IDIV DIVISOR_BYTE SI
	. .	EA	1	
mein16	t ·	-190) 1	2-4	IDIV BX DIVISOR_WORD
1		EA	1	'

IMUL		IMUL source Integer multiplication		Flags X UUUUX	
Operands		Clochs	Transfers*	Bylos	Coding Example
reg8		80-98	:	2	IMUL CL
reg16		128-154	Ξ	2	IMUL BX
mém8		(85-104) + EA	1	2-4	IMUL RATE BYTE
mem16		(134-160)	1	2.4	IMUL RATE WORD BP [DI)

IN	l l	mulator.por te or word	î		Flaga ODITSZAPC
Operar	rds .	Clocks	Pronsters*	Bytos	Coding Example
accumulator, immod8 accumulator. DX		10	1	2	IN AL. OFFEAH IN AX. DX

INC	INC desi				Fia 18 X X X X
Opera	ebn	Clocks	Proneters*	Byles	Coding Example
80e1		2	-	1,	INC BL
memory		19 - EA	2	2.4	INC ALPHA DI BX

INT	INT interr Interrupt	upi-lypo		1 ()	Flags ODITSZAPC
Operanda		Clecks	Transfers*	89100	· Coding Example
immed8 (type = 3) immed8 (type = 3)		52 51	5 5	1 2	INT 3.:

INTR		ernal mas in RTMI hi	kable interrup d IF=1	0	Flogs GO
	Operands	Clocks	Pranalora*	Byles	Coding Example
(no opera	nds)	61	7	N/A	NIA

INTO	INTO (no op interrupt if o			٠.	Flegs ODITSZAP
Operando	C	locks	Transfers*	Bylos	Coding Example
(no operands)	5	3 or 6	5	1	INTO

IRET	IRET (no o				Flaga PRARRRR
Operands		Clocks	Transfers*	Byles	Coding Example
(no operands)		. 24	3	1	IRÉT
JA/JNBE	JA/JNBE Jump il su		ol p if not below	nor equa	Flags ODITSZAP
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label	Ì	16 01 4		2	JA ABOVE
JAE/JNB	BML/3AL da li qmut		el ual/Jump il no	ot below	Flags ODITSZAP (
Operands		Clocks	Transfers*	Bytes	Coding Example
short-labet		16 or 4	-	2	JAE ABOVE EQUAL
JB/JNAE		E short-label below/Jump if not above nor equal			Flags ODITSZAP (
Operands /		Clocks	Transfers*	Byles	Coding Example
short-label		16 or 4		2	JB BELOW
J8E/JNA	JBE/JHA Jump il be		al ual/Jump if no	ol above	Flogs ODITSZAPO
Operanda		Clocks	Transfers*	Bytes	Coding Example
short-label		16 or 4	\ -	2	JVOBA TOH ANL
JC	JC short-li Jump it ca				Flogs ODITSZAP (
0		Clasha	Transfers*	Byles	Coding Example
Operands		Clocks	I I BUBIETS	1 0,.00	oodung casmpia
short-label		16 or 4		2	JC CARRY SET
short-label		16 or 4			JC CARRY SET
short-label	JCXZ shor	16 or 4			JC CARRY SET
JCXZ	JCXZ shor	16 or 4 t-label is zero		2	JC CARRY SET
JCXZ Operands	JCXZ shor	16 or 4 1-label is zero Clocks 18 or 6	Transfors*	2 Bytes	JC CARRY SET Flags O D I T S Z A P C Coding Example
JCXZ Operands short-label	JCXZ shor Jump if CX JE/JZ sho Jump if eq	16 or 4 1-label is zero Clocks 18 or 6	Transfors*	2 Bytes	JC CARRY SET Flags O D I T S Z A P C Coding Example JCXZ COUNT DONE.

10/1HFE	Jump II	Jedel-hond 3781/01			Flags ODITSZAP			
Operand	<u> </u>	Clocks	Transfers*	Byles	Coding Example			
onori-lebel		16 or 4	_	2	JG GREATER			
JGE/JNL				it short-label greater or equal/Jump il not less				
Operand		Clocks	Transfers*	Byles	Coding Example			
short-tabel		18 or 4	<u> </u>	2	JGE GREATER_EQUAL			
JL/JNGE		E short-lat	el If not greater	nor equa	Flogs ODITSZAP			
Operando	3	Clocks	Transfers*	Bytes	Coding Example			
short-label		16 or 4		2	JL LESS			
JLE/JNG	G short-let	pel lai/Jump il not	Flogs ODITSZAP					
Operand	Clocks	Trensfers*	Syleo.	Coding Example				
ledal-norta		16 or 4		2	JNG NOT_GREATER			
JMP	JMP Jump		T		Flaga ODITSZAP			
Operands	·	Clocks	Transfers.	Bytes	Coding Example			
short-label near-label		15	-	2	JMP SHORT			
ter-label		15	`-	3	JMP WITHIN_SEGMENT JMP FAR_LABEL			
mempir16		18 + EA	1 7	2-4	JMP BX TARGET			
regptr16		11	1 <u></u>	2	JMP CX			
memptr32		24 + EA	2	2.4	JMP OTHER SEG [SI]			
JNC	JNC sho Jump if n			Flags ODITSZAPI				
Operands		Clocks	Transfers*	Byles	Coding Example			
short-label		16 or 4		2	JNC NOT. CARRY			
JNE/JNZ		dal-mode S t/laupe to	al ump if not zero	0	Flags ODITSZAP (
		γ			C - 41 - 6 1 -			
Operands		Clocks	Transfors*	Bytes	Coding Example			

JNO	JNO sho Jump if n	rt-label ot overflor	*		Flogs ODITSZAP		
Operands		Clecks	Transfers*	Bytes	Coding Example		
short-label	1-label			3	JNO NO OVERFLOW		
JNP/JPO	7.100			Short-label ot parity/Jump II parity odd			
Operanda	1	Clocks	"anolors"	Byles	Coding Example		
short-labét		16 or 4		2	JPO ODD PARITY		
JNS	JMS shor				Flogo ODITSZAP		
Operands		Clocks	Transfers*	Byles	Coding Example		
short-label		16 or 4	-	2	JNS POSITIVE		
10	JO short- Jump II o				Flags ODITSZAP		
Operands		Clocks	Transfers*	Bytes	Coding Example		
ledsl-non		16 or 4		2	JO SIGNED OVRFLW		
JP/JPE		short-label parity/Jump if parity even			Flago ODITSZAP		
Operands		Clocks	Transfers*	Bytes	Coding Example		
short-label		16 or 4	-	2	JPE EVEN PARITY		
JS .	JS short- Jump if si		٧.		Flags ODITSZAP		
Operands		Clocks	Transfers*	Byles	Coding Example		
short-label		1		2	JS NEGATIVE		
		16 or 4					
LAHF		operands from flags)		Flags ODITSZAP		
LAHF Operands		operands) Transfors*	Bytes	Flags ODITSZAP		
Operands Operands		operands from flags	,		· · · · · · · · · · · · · · · · · · ·		
Operands	LOS dest	operands from flags Clocks	Transfers*	Bytes	Coding Example		
Operands no operands)	LOS dest	operands from flags Clocks 4	Transfers*	Bytes	Coding Example		

LEA	LEA destination source Load effective address				Flegs ODITSZAP
Operanda		Clecks	Transfers*	Bytes	Coding Example
reg16, mem16		2 + EA		2-4	LEA BX. [BP] [DI]
LES		LES destination, adurce Load pointer using ES			Flegs ODITSZAP
Operanda		Clecks	Transfers*	Bytes	Coding Example
reg16, mem32		16 . EA	2	2-4	LES DI. (BX) TEXT BUFF
LOCK	LOCK (n	o operand	3)		Flogs ODITSZAP
Operanda	<u> </u>	Clastia	Transfers*	Bytes	Coding Exemple
(no operands)		2	_	1	LOCK XCHG FLAG,AL
LODS	LODS source-string			Flags ODITSZAP (
Operanda	7	Clechs	Transfers*	Byles	Coding Example
source-string (repeat) source-string -		12 9 + 13/rep	1 1/rep	1	LODS CUSTOMER, NAME REP LODS NAME
LOOP	LOOP sh	ort-label			Flags ODITSZAP (
Operands		Clocks	Transfers*	Bytes	Coding Example
short-lapel		17/5	-	2	LOOP AGAIN
LOOPE/LOOPZ		LOOPZ shi qual/Loop			Flags ODITSZAP (
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		18 or 6	· <u> </u>	. 5	LOOPE AGAIN
LOOPNE/LOOPNZ		LOOPNE/LOOPNZ short-tabel Loop if not equal/Loop if not zero			Flags ODITSZAPO
Operands		Clocks	Transfers*	Bytes	Coding Example
short-label		19 01 5	-	2	LOOPNE AGAIN
NMIT	NMI (exte		askable interr	upt)	Flegs OSITSZAPO
Operands		Cleens	Transfers'	Bytes	Coding Example

MOA	Move Move	stination, so	ource	Flogs ODITSZAPC	
Operanda		Clocks	Transfers*	Bytes	Coding Example
memory, accumulator	***********	10	1	3	MOV ARRAY [SI], AL
accumulator, memory		10	1	3	MOY AX, TEMP_RESULT
releiger, releiger		2	-	2	MOV AX,CX
register, memory		8+EA	1	2-4	MOV BP, STACK . TOP
memory, register		8+EA	1	2-4	MOV COUNT [DI], CX
register, immediate		4	-	2-3	MOV CL, 2
memory, immediate		10+EA	1	3-6	MOV MASK (BX) (SI), 2CH
sag-reg, reg16		2	-	2	MOV ES, CX
8eg-reg, mem18		8+EA	1	2-4	MOV DS. SEGMENT_BASE
reg16, 22g-reg		2	_	2	MOV BP, SS.
memory, seg-reg		8+EA	9	2-4	MOV [BX] SEG_SAVE, CS

MOVS	MOVS dest-string, a	cource-string	Flegs ODITSZAPC	
Operands	Clocks Transfers' Sytes		Coding Excepts	
dest-string, source-string (repeat) dest-string, source-str	18 9 + 17/1°00	2 21rep	1	MOVS LINE EDIT_DATA REP MOVS SCREEN, BUFFER

MOVSB/MOVSW	•	/MOVSW (n	o operands) rord)	Flags ODITSZAPC	
Operands		Clocks	Translors*	Bytes	Coding Exempts
(no operanda) (repeat) (no operanda)		18 9 + 17/rop	2 2/rep	1	MOVSB REP MOVSW

MUL	MUL source Multiplication, uns	igned	Flags ODITSZAPC UUUUX	
Operan	ds Clocks	Transfers.	Byles	Coding Exemple
1608	70-77	_	2	MUL BL
reg16	118-133	-	2	MUL CX
memā	(76-83) + EA	1	2-4	MUL MONTH (SI)
mem16	(124-139) + EA	1 1	2-4	MUL BAUD_RATE

NEG	NEG desi Negate	lination		Flags X XXXX1	
Operands		Clocks	Transfers*	Bytes	Coding Example
register memory		3 16+EA	2	2 2-4	NEG AL NEG MULTIPLIER

^{&#}x27;0 if destination = 0

NOP	NOP (no operands) No Operation				
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		3		1	NOP
NOT	NOT des Logical n		Flags ODITSZAP		
Operands		Clocks	Transfers*	Bytes	Ceding Example
register memory	3 16+EA	2	2 2-4	NOT AX NOT CHARACTER	
OR	1	nation, sou volusive or		Flags 0 DITSZAP 0 XXUX	
Operands		Clocks	Transfers*	Byles	Coding Example
register, register register, memory memory, register sccumulator, immediate register, immediate memory, immediate		3 9+EA 10+EA 4 4 17+EA	1 2 - 2 .	2 2-4 2-4, 2-3 3-4 3-6	OR AL. BL OR DX. PORT ID [DI] OR FLAG BYTE CL OR AL. 01101100B OR CX.01H OR [BX] CMD WORD.0CFF
OUT		accumula 1a or word			Flags ODITSZAP
Operands		Clocks	Transfers*	Bytes	Coding Example
Immed8, accumulator DX, accumulator		10 8	1	2	OUT 44, AX OUT DX, AL
POP	POP desti				Flage ODITSZAP
Operands	7	Clocks	Transfers*	Byles	Coding Example
egister eg-reg (CS illegal) nemory	8 8 17+EA	1 1 2	1 1 2-4	POP DX POP DS POP PARAMETER	

POPF	POPF (no operands) Pop flags off stack				Flage	O D I T S Z A R ARRARR	
Operands (no operands)		Clocks Transfers		Bytes	Coding Example		
		8	1	1	POPF		
			L	L	L		
		•					
				•			

PUSH	PUSM s Push w	ource ord onto sta	C,k	Flogs ODITSZAPC	
Operands *		Clocks	Transfers*	Syles	Coding Example
register seg-reg (CS legal) memory		11 10 16 + EA	1 1 2	1 1 2-4	PUSM SI PUSM ES PUSM RETURN CODE [SI]

PUSHF	1	no operano ja onto sta		Flags ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		10	-c 1	1	PUSHF

RCL	ACL destination, co Rotate tell through		Flogs X		
Operands	Clocks	Transfere*	Bytes	Coding Example	
register, 1	2		2	RCL CX, 1	
register, CL	8 + 4/bit	_	2	RCL AL, CL	
memory; 1	15+EA	2	2-4	RCL ALPHA, 1	
memory, CL	20 + EA +	2	2-4	RCL [BP].PARM, CL	
	4/bit				

RCR designation.count Rotate right through carry				Floga X X	
Operands	Clocks	Transfers*	Byles	Coding Example	
register, 1	2	_	2	RCR BX.1	
register, CL	8+4/bi	-	2	ACA BL, CL	
memory, 1	15 + EA	2	2-4	RCR [BX].STATUS, 1	
memory, CL	20 + EA -	. 2	2-4	RCR ARRAY DIL CL	
· 2	4/bit	ì			

REP		operanda) tring opera		Flogs ODITSZAPC	
Operands /		Clocks	Transfers*	Bytee	Coding Example
(no operands)		2	-	1	REP MOVS DEST, SACE

REPE/REPZ	REPE/REPZ (no operands) Repeat String operation white equal (white zero				Flags ODITSZAP		
Operands		Clocks	Transfers*	Bytes	Coding Example		
inu operands)	nds) 21		1	REPE CMPS DATA, KEY			
		<u> </u>	4	<u> </u>	<u></u>		
		*			•		

REPNE/REPNZ	REPHE	AEPNZ (no	operands)	nol zero	ODITSZAPC Flags
Operande		Clocks	Transfers'	Bytes	Coding Example
(no operands)		2	-	1	REPNE SCAS INPUT LINE
RET		tional-pop-v			Flogs ODITSZAPC
Operende	1	Clocks	Transfers*	Byles	Coding Example
(intra-segment, no pop) (intra-segment, pop) (inter-segment, no pop) (inter-segment, pop)		8 12 18 17	1 1 2 2	1 3 1 3	RET RET 4 RET RET 2
ROL	ROL de	stination.co	unl	,	Flags X X
Operanda		Clechs	Transfers	Byles	Coding Examples .
register, 1 register, CL memory, 1 memory, CL		2 8 ÷ 4/Dit 15 ÷ EA 20 ÷ EA ÷ 4/Dit	- - 2 2	2 2 2-4 2-4	ROL BX.1 ROL DI. CL ROL FLAG BYTE [DI].1 ROL ALPHA . CL
ROR	ROR de	stination,co	บกไ		Flogs ODITSZAPO
Operand	1	Clecks	Transfort*	Byles	Coding Example
register, 1 register, CL memory, 1 memory, CL		2 8+4/bit 15+EA 20+EA+ 4/bit	 2 2	2 2 2-4 2-4	ROR AL. 1 ROR BX, CL ROR PORT STATUS, 1 ROR CMD WORD, CL
SAHF		no operands H into flags			Flags ODITSZAPO
Operands		Clocks	Transfers*	Byles	Coding Example
(no operands)		4	-	1	SAHF
SAL/SHL		L destination	on, count Shift logical to	# 11	Flags X
· Operands		Clocks	Transfers	Byles	Coding Examples
register,1 register, CL memory,1 memory, CL		2 8+4/bi* 15+EA 20+EA+ 4/bit	2 2	7 7 7 4 7 4	SAL AL.1 SHL DI.CL SHL BX OVERDRAW.1 SAL STORE COUNT.CL
			•	*	•

SAR	1 7	SAR destination source Shift arithmetic right				
Operands (Transfers*	Byles	Coding Example		
register, 1	2		2	SAR DX. 1		
rogister, CL	8 + 4/bit	_	2	SAR DI. CL		
memory, 1	15+EA	2	2-4	SAR N BLOCKS, 1		
memory, CL	20 + EA +	2	2-4	SAR N - BLOCKS, CL		
• ,	4/bit	i .)			

SBB	SBB des	Flogs X XXXXX					
Operands		Clocks	Transfers*	Byles	Coding Example		
register, register		3	_	2	SB8 BX, CX		
register, memory		9 + EA	1	2-4	SBB DI. BX PAYMENT		
memory, register		16+EA	2	2-4	SBB BALANCE, AX		
accumulator, immediate		4	- 1	2-3	SBB AX.2		
register, immediate		4	-	3-4	SBB CL. 1		
memory, immediate		17 + EA	2	3-6	SBB COUNT [SI], 10		

SCAS	SCAS de Scan str	est-string ing	·	Flags X XXXXX			
Operands		Clocks	Transfers*	Bytes	Coding Example		
dest-string (repeat) dest-string		: 15 9 ÷ 15/rep	1 1/rep	1	SCAS INPUT LINE REPNE SCAS BUFFER		

1 DEGINERY.	• :	T override	profix d segment	Flogs ODITSZAPC	
Operands		Clocks	Transfors*	Byles	Coding Example
(no operands)		2	-	1	MOV SS PARAMETER AX

SHR	SHR destination.co	ount	Flags ODITSZAP		
Operan	18 Clocks	Transfers*	Bytes	Coding Example	
register, 1	2	-	2	SHR SI, 1	
register, CL	8 + 4/bit	-	2	SHR'SI CL	
memory, 1	/ 15 · EA	2	2.4	SHR ID BYTE SHIBKET	
memory CL	20 + E.A + 4 - bit	2	2.4	SHR INPUT WORD, CL	

SINGLE STEP	SINGLE		flag interrupt	Flogs ODITSZAPC	
Operands		Clocks	Transfers*	Bytes	Coding Example
(no operands)		50	5	NIA	N/A

^{*} For the 8086, add four clocks for each 16-bit word transfer with an odd address. For the 8088, add four clocks for each 16-bit word transfer.

STC	STC (no Set carry	operands)			Flags ODITSZAPC
. Operand:	B	Clocks	Transfers*	Bytes	Coding Example
(no operands)		5	-	1	STC

STD		STD (no operands) Set direction flag			ODITSZAP
Operands	Cloc	ks Transfer	Bylos	С	oding Ezample
(no operands)	2		1	STD	

STI	STI (no operands) Set interrupt enable	e ilag	Flags ODITSZAPC		
Operands	Clocks	Transfers*	Byles	Coding Example	
ino operandsi	2	-	í	STI	

STOS dest-string Store byte or word string					Flags ODITSZAPO		
Operands		Clocks	Transfers*	Bytes	Coding Example		
dest-string		11	1	1	STOS PRINT LINE		
(repeat) dest-string		9 + 10/rep	1/rep	1	REP STOS DISPLAY		

SUB	8UB destination.so Subtraction	urce	Flags ODITSZAPC		
Operands	Clocks	Transfers*	Bytes	Coding Example	
register, register	3	_	2	SUB CX. BX	
register, memory	9+EA	1	2-4	SUB DX MATH TOTAL ISI	
memory, register	16+EA	2	2-4	SUB [BP+2], CL	
accumulator, immediate	4		2-3	SUB AL. 10	
register, immediate	٥	_	3-4	SUB S1, 5280	
memory, immediate	17+EA	2	3-8	SUB [BP] BALANCE, 1000	


TEST	TEST destina			Flaga ODITSZAP	
Operands	CI	ochs	Transfers*	Bytes	Coding Example
register, register		3'		2	TEST SI, DI
register, memory		• EA	1	2-4	TEST SI, END COUNT
accumulator, immediate	1	4	-	2-3	TEST AL.001000008
register, immediate	1	5	-	3-4	TEST BX, OCC4H
memory, immediate	111	+EA	-	3-6	TEST RETURN CODE, 011
			·····		
					•

WAIT	*	WAIT (no		not asserted		Flogs ODITSZAPC
	Operande	d	Clecus	Transfers*	Bytes	Coding Example
(no operand:	3)		3 + '5n		1	WAIT

хснс	XCHQ dos Exchange	tination,	SOUICE	Flaga ODITSZAPC	
Operanda		Clocks	Transfors*	Byles	Cosing Example
accumulator, reg18		3	_	1	XCHG AX, BX
memory, register	1	17 4 EA	2	2-4	XCHG SEMAPHORE, AX
register, register	1	4	ł <u>–</u>	2	XCHG AL BL

XLAT	XLAT sou		•	Flogs ODITSZAPC	
Operands		Clocks	Transfors*	Byles	Coding Example
source-lable		11	1	1	XLAT ASCH TAB

XOR		estination,sc esclusive o		Flogs ODITSZAPC		
Operands		Clocks	Transfers*	Bylos	Coding Example	
register, register	•	3	_	2	XOM CX. SX	
register, memory		8+EA	,	2-4	XOR CL. MASK_ BYTE	
memory, register		16 + EA	2	2-4	XOR ALPHA SIL DX	
accumulator, immediate		4		2-3	XOR AL. 010000108	
register, immediate		. 4	_	3-4	XOR SI, 00C2H	
memory, immediate		17 + EA	. 2	3-6	XOR RETURN CODE, 002H	



APPENDIX B

IBM Asynchronous Communications Adapter

The asynchronous communications adapter system control signals and voltage requirements are provided through a 2 by 31 position card edge tab. Two jumper modules are provided on the adapter. One jumper module selects either RS-232C or current-loop operation. The other jumper module selects one of two addresses for the adapter, so two adapters may be used in one system.


The adapter is fully programmable and supports asynchronous communications only. It will add and remove start bits, stop bits, and parity bits. A programmable baud rate generator allows operation from 50 baud to 9600 baud. Five, six, seven or eight bit characters with 1, 1-1/2, or 2 stop bits are supported. A fully prioritized interrupt system controls transmit, receive, error, line status, and data set interrupts. Diagnostic capabilities provide loopback functions of transmit/receive and input/output signals.

The heart of the adapter is a INS8250 LSI chip or functional equivalent. Features in addition to those listed above are:

- Full double buffering eliminates need for precise synchronization.
- Independent receiver clock input.
- Modem control functions: clear to send (CTS), request to send (RTS), data set ready (DSR), data terminal ready (DTR), ring indicator (RI), and carrier detect.
- False-start bit detection/
- Line-break generation and detection.

All communications protocol is a function of the system microcode and must be loaded before the adapter is operational. All pacing of the interface and control signal status must be handled by the system software. The figure below is a block diagram of the asynchronous communications adapter.





Asynchronous Communications Adapter Block Diagram

Modes of Operation

The different modes of operation are selected by programming the 8250 asynchronous communications element. This is done by selecting the 1/O address (hex 3F8 to 3FF primary, and hex 2F8 to 2FF secondary) and writing data out to the card. Address bits A0, A1, and A2 select the different registers that define the modes of operation. Also, the divisor latch access bit (bit 7) of the line control register is used to select certain registers.

I/O Deco	de (in Hex)	4.4		
Primary Adapter	Alternate Adapter	Register Selected	DLAB State	
3F8	2F8	TX Buffer	DLAB=0 (Write)	
3F8	2F8	RX Buller	DLAB=0 (Read)	
3F8	2F8	Divisor Latch LSB	DLAB=1	
3F9	2F9	Divisor Latch MSB	DLAB=1	
3F9	2F9	Interrupt Enable Register	a a	
3FA	3FA	Interrupt Identification Registers		
3FB	2FB	Line Control Register		
3FC	2FC	Modem Control Register	· ·	
3FD	2FD	Line Status Register		
3FE	2FE	Modem Status Register		



I/O Decodes

Hex Address 3F8 to 3FF and 2F8 to 2FF											
Α9	8A	A7	A6	A5	Α4	А3	A2	A1	AO	DLAB	Register
1 .	1/0	١	1	1	1	1	×	×	x		· · ·
							ò	0	0	0	Receive Buffer (read) Transmit Holding Reg. (write)
							0	0	1	0 '	interrupt Enable
							0	1	0	×	Interrupt Identification
							0	1	1	x	Line Control
							1.	0	0	×	Modem Control
							1	0	1	×	Line Status
							1	1	0	x	Modem Status
							1	1.	1	y ×	None
							0	0	0	1	Divisor Latch (LSB)
							0	0	1	1	Divisor Latch (MSB)
			1 !		1	l .				1	

Note: Bit 8 will be logical 1 for the adapter designated as primary or a logical 0 for the adapter designated as alternate (as defined by the address jumper module on the adapter).


A2, A1 and A0 bits are "don't cares" and are used to select the different register of the communications chip.

Address Bits

Interrupts

One interrupt line is provided to the system. This interrupt is IRQ4 for a primary adapter or IRQ3 for an alternate adapter, and is positive active. To allow the communications card to send interrupts to the system, bit 3 of the modern control register must be set to 1 (high). At this point, any interrupts allowed by the interrupt enable register will cause an interrupt.

The data format will be as follows:



Data bit 0 is the first bit to be transmitted or received. The adapter automatically inserts the start bit, the correct parity bit if programmed to do so, and the stop bit (1, 1-1/2, or 2 depending on the command in the line-control register).

Interface Description

The communications adapter provides an EIA RS-232C-like interface. One 25-pin D-shell, male type connector is provided to attach various peripheral devices. In addition, a current loop interface is also located in this same connector. A jumper block is provided to manually select either the voltage interface, or the current loop interface.


The current loop interface is provided to attach certain printers provided by IBM that use this particular type of interface.

Pin 18 + receive current loop data

Pin 25 - receive current loop return.

Pin 9 + transmit current loop return

Pin 11 - transmit current loop data



The voltage interface is a serial interface. It supports certain data and control signals, as listed below.

Pin 2 Transmitted Data Pin 3 Received Data Pin 4 Request to Send Pin 5 Clear to Send Pin 6 Data Set Ready Pin 7 Signal Ground Pin 8 Carrier Detect Din 20 Data Terminal Readý in 22 Ring Indicator

The adapter converts these signals to/from TTL levels to EIA oltage levels. These signals are sampled or generated by the ommunications control chip. These signals can then be sensed y the system software to determine the state of the interface or cripheral device.

Voltage Interchange Information

Interchange Voltage	Binary State	Signal Condition	Interface Control Function
Positive Voltage =	Binary (0)	= Spacing	=On
Negative Voltage =	Binary (1)	= Marking	-:OII

	Invalid Levels	
-15 Vdc		
	On Function	
-3 Vdc		-
0 Vdc	invalid Levels	
-3 Vdc		
;	Off Function	
-15 Vdc	مدمته محمد منسر منسر خصين حمين سبيب سد	-
	Invalid Levels	

The signal will be considered in the "marking" condition when the voltage on the interchange circuit, measured at the interface point, is more negative than -3 Vdc with respect to signal ground. The signal will be considered in the "spacing" condition when the voltage is more positive than +3 Vdc with respect to signal ground. The region between +3 Vdc and -3 Vdc is defined as the transition region, and considered an invalid level. The voltage that is more negative than -15 Vdc or more positive than +15 Vdc will also be considered an invalid level.

During the transmission of data, the "marking" condition will be used to denote the binary state "1" and "spacing" condition will be used to denote the binary state "0."

For interface control circuits, the function is "on" when the voltage is more positive than +3 Vdc with respect to signal ground and is "off" when the voltage is more negative than -3 Vdc with respect to signal ground.

INS8250 Functional Pin Description

The following describes the function of all INS8250 input/output pins. Some of these descriptions reference internal circuits.

Note: In the following descriptions, a low represents a logical 0 (0 Vdc nominal) and a high represents a logical 1 (+2.4 Vdc nominal).

Input Signals

Chip Select (CS0, CS1, CS2), Pins 12-14: When CS0 and CS1 are high and CS2 is low, the chip is selected. Chip selection is complete when the decoded chip select signal is latched with an active (low) address strobe (ADS) input. This enables communications between the INS8250 and the processor.

Data Input Strobe (DISTR, DISTR) Pins 22 and 21: When DISTR is high or DISTR is low while the chip is selected, allows the processor to read status information or data from a selected register of the INS8250.

Note: Only an active DISTR or DISTR input is required to transfer data from the INS8250 during a read operation.

Therefore, tie either the DISTR input permanently low or the DISTR input permanently high, if not used.

Data Output Strobe (DOSTR, DOSTR), Pins 19 and 18: When DOSTR is high or DOSTR is low while the chip is selected, allows the processor to write data or control words into a selected register of the INS8250.

Note: Only an active DOSTR or DOSTR input is required to transfer data to the INS8250/during a write operation. Therefore, tie either the DOSTR input permanently low or the DOSTR input permanently high, if not used.

Address Strobe (ADS), Pin 25: When low, provides latching for the register select (A0, A1, A2) and chip select (CS0, CS1, CS2) signals.

Note: An active ADS input is required when the register select (A0, A1, A2) signals are not stable for the duration of a read or write operation. If not required, tie the ADS input permanently low.

Register Select (A0, A1, A2), Pins 26-28: These three inputs are used during a read or write operation to select an INS8250 register to read or write to as indicated in the table below. Note that the state of the divisor latch access bit (DLAB), which is the most significant bit of the line control register, effects the selection of certain INS8250 registers. The DLAB must be set high by the system software to access the baud generator divisor latches.'

DLAB	A2	Α1	Α0	Register
	0	0	0	Receiver Buffer (Read), Transmitter Holding Register (Write)
0	0	0	1	Interrupt Enable
×	0	1	0	Interrupt Identification (Read Only)
X	0	1	1	Line Control
l x	1	0	0	Modem Control
X	1	0	1	Line Status
x	1	1	0	Modem Status
X	1	1	1	None
1	- 0	0	0	Divisor Latch (Least Significant Bit)
1	0	0	1	Divisor Latch (Most Significant Bit)

Master Reset (MR), Pin 35: When high, clears all the registers (except the receiver buffer, transmitter holding, and divisor latches), and the control logic of the INS8250. Also, the state of various output signals (SOUT, INTRPT, OUT 1, OUT 2, RTS, DTR) are affected by an active MR input. Refer to the "Asynchronous, Communications Reset Functions" table.

Receiver Clock (RCLK), Pin 9: This input is the 16 x baud rate clock for the receiver section of the chip.

Serial Input (SIN), Pin 10: Serial data input from the communications link (peripheral device, modem, or data set).

Clear to Send (CTS), Pin 36: The CTS signal is a modem control function input whose condition can be tested by the processor by reading bit 4 (CTS) of the modem status register. Bit 0 (DCTS) of the modem status register indicates whether the CTS input has changed state since the previous reading of the modem status register.

i Indware

Note: Whenever the CTS bit of the modem status register changes state, an interrupt is generated if the modem status interrupt is enabled.

Data Set Ready (DSR), Pin 37: When low, indicates that the modem or data set is ready to establish the communications link and transfer data with the INS8250. The DSR signal is a modem-control function input whose condition can be tested by the processor by reading bit 5 (DSR) of the modem status register. Bit 1 (DDSR) of the modem status register indicates whether the DSR input has changed since the previous reading of the modem status register.

Note: Whenever the DSR bit of the modem status register changes state, an interrupt is generated if the modem status interrupt is enabled.

Received Line Signal Detect (RISD), Pin 38: When low, indicates that the data carrier had been detected by the modem or data set. The RISD signal is a modem-control function input whose condition can be tested by the processor by reading bit 7 (RISD) of the modem status register. Bit 3 (DRISD) of the modem status register indicates whether the RISD input has changed state since the previous reading of the modem status register.

Note: Whenever the RLSD bit of the modem status register changes state, an interrupt is generated if the modem status interrupt is enabled.

Ring Indicator (\overline{RI}), Pin 39: When low, indicates that a telephone ringing signal has been received by the modem or data set. The \overline{RI} signal is a modem-control function input whose condition can be tested by the processor by reading bit 6 (RI) of the modem status register. Bit 2 (TERI) of the modem status register indicates whether the \overline{RI} input has changed from a low to high state since the previous reading of the modem status register.

Note: Whenever the RI bit of the modem status register changes from a high to a low state, an interrupt is generated if the modem status interrupt is enabled.

VCC, Pin 40: +5 Vdc supply.

VSS, Pin 20: Ground (0 Vdc) reference.

Output Signals

Data Terminal Ready (DTR), Pin 33: When low, informs the modem or data set that the INS8250 is ready to communicate. The DTR output signal can be set to an active low by programming bit 0 (DTR) of the modem control register to a high level. The DTR signal is set high upon a master reset operation

Request to Send (\overline{RTS}), Pin 32: When low, informs the modem or data set that the INS8250 is ready to transmit data. The \overline{RTS} output signal can be set to an active low by programming bit 1 (RTS) of the modem control register. The \overline{RTS} signal is set high upon a master reset operation.

Output 1 (OUT 1), Pin 34: User-designated output that can be set to an active low by programming bit 2 (OUT 1) of the modem control register to a high level. The OUT 1 signal is set high upon a master reset operation.

Output 2 (OUT 2), Pin 31: User-designated output that can be set to an active low by programming bit 3 (OUT 2) of the modem control register to a high level. The OUT 2 signal is set high upon a master reset operation.

Chip Select Out (CSOUT), Pin 24: When high, indicates that I's the chip has been selected by active CSO, CS1, and CS2 inputs. No data transfer can be initiated until the CSOUT signal is a logical 1.

Driver Disable (DDIS), Pin 23: Goes low whenever the processor is reading data from the INS8250. A high-level DDIS output can be used to disable an external transceiver (if used between the processor and INS8250 on the D7-D0 data bus) at all times, except when the processor is reading data.

Baud Out (BAUDOUT), Pin 15: 16 x clock signal for the transmitter section of the INS8250. The clock rate is equal to the main reference oscillator frequency divided by the specified divisor in the baud generator divisor latches. The BAUDOUT may also be used for the receiver section by typing this output to the RCLK input of the chip.

Interrupt (INTRPT), Pin 30: Goes high whenever any one of the following interrupt types has an active high condition and is enabled through the IER: receiver error flag, received data available, transmitter holding register empty, or modem status. The INTRPT signal is reset low upon the appropriate interrupt service or a master reset operation.

Serial Output (SOUT), Pin 11: Composite serial data output to the communications link (peripheral, modem or data set). The SOUT signal is set to the marking (logical 1) state upon a master reset operation.

Input/Output Signals

Data (D7-D0) Bus, Pins 1-8: This bus comprises eight tri-state input/output lines. The bus provides bidirectional communications between the INS8250 and the processor. Data, control words, and status information are transferred through the D7-D0 Data bus.

External Clock Input/Output (XTAL1, XTAL2), Pins 16 and 17: These two pins connect the main timing reference (crystal or signal clock) to the INS8250.

Programming Considerations


The INS8250 has a number of accessible registers. The system programmer may access or control any of the INS8250 registers through the processor. These registers are used to control INS8250 operations and to transmit and receive data. A table listing and description of the accessible registers follows.

Register/Signal	Reset Control	Reset State
Interrupt Enable Register	Master Reset	All Bits Low (0-3 Forced and 4-7 Permanent)
Interrupt identification Register	Master Reset	Bit 0 is High, Bits 1 and 2 Low Bits 3-7 are Permanently Low
Line Control Register	Master Reset	All Bits Low
Modem Control Register	Master Reset	All Bits Low
Line Status Register	Master Reset	Except Bits 5 and 6 are High
Modem Status Register	Master Reset	Bits 0-3 Low Bits 4-7 - Input Signal
SOUT	Master Reset	High
INTRPT (RCVR Errors)	Read LSR/MR	Low
INTRPT (RCVR Data Ready)	Read RBR/MR	Low
INTRPT (RCVR Data Ready)	Read IIR/Write THR/MR	Low
INTRPT (Modem Status Changes)	Read MSR/MR	Low
OUT 2	Master Reset	High
RTS	Master Reset	High
DTR	Master Reset	High
OUT 1	Master Reset	High

Asychronous Communications Reset Functions

Line-Control Register

The system programmer specifies the format of the asynchronous data communications exchange through the line-control register. In addition to controlling the format, the programmer may retrieve the contents of the line-control register for inspection. This feature simplifies system programming and eliminates the need for separate storage in system memory of the line characteristics. The contents of the line-control register are indicated and described below.



Line-Control Register (LCR)

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1 is as follows:

Bit 1	Bit O	Word Length
0	0	5 Bits
0	- 1	6 Bits
1	0	7 Bits
1	1	8 Bits

Hardware

Bit 2: This bit specifies the number of stop bits in each transmitted or received serial character. If bit 2 is a logic. 0, one stop bit is generated or checked in the transmit or receive data, respectively. If bit 2 is logical 1 when a 5-bit word length is selected through bits 0 and 1, 1-1/2 stop bits are generated or checked. If bit 2 is logical 1 when either a 6-, 7-, or 8-bit word length is selected, two stop bits are generated or checked.

Bit 3: This bit is the parity enable bit. When bit 3 is a logical 1, a parity bit is generated (transmit data) or checked (receive data) between the last data word bit and stop bit of the serial data. (The parity bit is used to produce an even or odd number of 1's when the data word bits and the parity bit are summed.)

Bit 4: This bit is the even parity select bit. When bit 3 is a logical 1 and bit 4 is a logical 0, an odd number of logical 1's is transmitted or checked in the data word bits and parity bit. When bit 3 is a logical 1 and bit 4 is a logical 1, an even number of bits is transmitted or checked.


Bit 5: This bit is the stick parity bit. When bit 3 is a logical 1 and bit 5 is a logical 1, the parity bit is transmitted and then detected by the receiver as a logical 0 if bit 4 is a logical 1, or as a logical 4 if bit 4 is a logical 0.

Bit 6: This bit is the set break control bit. When bit 6 is a logical 1, the serial output (SOUT) is forced to the spacing (logical 0) state and remains there regardless of other transmitter activity. The set break is disabled by setting bit 6 to a logical 0. This feature enables the processor to alert a terminal in a computer communications system.


Bit 7: This bit is the divisor latch access bit (DLAB). It must be set high (logical 1) to access the divisor latches of the baud rate generator during a read or write operation. It must be set low (logical 0) to access the receiver buffer, the transmitter holding register, or the interrupt enable register.

Programmable Baud Rate Generator

The INS8250 contains a programmable baud rate generator that is capable of taking the clock input (1.8432 MHz) and dividing it by any divisor from 1 to (216-1). The output frequency of the baud generator is 16 x the baud rate [divisor * = (frequency input)/(baud rate x 16)]. Two 8-bit latches store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization in order to ensure desired operation of the baud rate generator. Upon loading either of the divisor latches, a 16-bit baud counter is immediately loaded. This prevents long counts on initial load.



Divisor Latch Least Significant Bit (DLL)



Divisor Latch Most Significant Bit (DLM)

The following figure illustrates the use of the baud rate generator with a frequency of 4.8432 MHz. For baud rates of 9600 and below, the error obtained is minimal.

Note: The maximum operating frequency of the baud generator is 3.1 MHz. In no case should the data rate be greater than 9600 baud.


Desired Baud Rate	Diviso to Gen 16x Cl (Decimal)	Percent Error Difference Between Desired and Actual	
}	(Dacimai)	(Hex)	
50	2304	900	` -
75	. 1536	600	
110	1047	417	0.026
134.5	857	359	0.058
150	768	300	_
300	384	,′ : 180	
600	192	′ - oco	
1200	96	060	_ '
1800	64	040	· · ·
2000	58	03A	0.69
2400	48	030	
3600	32	020	_
4800	24	018	_
7200	16	010	_
9600	12	ooc	

Baud Rate at 1.843 MHz

1-200 Asynchronous Adapter

Line Status Register

This 8-bit register provides status information on the processor concerning the data transfer. The contents of the line status register are indicated and described below:



Line Status Register (LSR)

Bit 0: This bit is the receiver data ready (DR) indicator. Bit 0 is set to a logical 1 whenever a complete incoming character has been received and transferred into the receiver buffer register. Bit 0 may be reset to a logical 0 either by the processor reading the data in the receiver buffer register or by writing a logical 0 into it from the processor.

Bit 1: This bit is the overrun error (OE) indicator. Bit 1 indicates that data in the receiver buffer register was not read by the processor before the next character was transferred into the receiver buffer register, thereby destroying the previous character. The OE indicator is reset whenever the processor reads the contents of the line status register.

Bit 2: This bit is the parity error (PE) indicator. Bit 2 indicates that the received data character does not have the correct even or odd parity, as selected by the even parity-select bit. The PE bit is set to a logical 1 upon detection of a parity error and is reset to a logical 0 whenever the processor reads the contents of the line status register.

Bit 3: This bit is the framing error (FE) indicator. Bit 3 indicates that the received character did not have a valid stop bit. Bit 3 is set to a logical 1 whenever the stop bit following the last data bit or parity is detected as a zero bit (spacing level).

Bit 4: This bit is the break interrupt (BI) indicator. Bit 4 is set to a logical 1 whenever the received data input is held in the spacing (logical 0) state for longer than a full word transmission time (that is, the total time of start bit + data bits + parity + stop bits).

Note: Bits I through 4 are the error conditions that produce a receiver line status interrupt whenever any of the corresponding conditions are detected.

Bit 5: This bit is the transmitter holding register empty (THRE) indicator. Bit 5 indicates that the INS8250 is ready to accept a new character for transmission. In addition, this bit causes the INS8250 to issue an interrupt to the processor when the transmit holding register empty interrupt enable is set high. The THRE bit is set to a logical 1 when a character is transferred from the transmitter holding register into the transmitter shift register. The bit is reset to logical 0 concurrently with the loading of the transmitter holding register by the processor.

Bit 6: This bit is the transmitter shift register empty (TSRE) indicator. Bit 6 is set to a logical 1 whenever the transmitter shift register is idle. It is reset to logical 0 upon a data transfer from the transmitter holding register to the transmitter shift register. Bit 6 is a read-only bit.


Bit 7: This bit is permanently set to logical 0.

Interrupt Identification Register-

The INS8250 has an on-chip interrupt capability that allows for complete flexibility in interfacing to all the popular microprocessors presently available. In order to provide minimum software overhead during data character transfers, the INS8250 prioritizes interrupts into four levels: receiver line status (priority 1), received data ready (priority 2), transmitter holding register empty (priority 3), and modem status (priority 4).

Information indicating that a prioritized interrupt is pending and the type of prioritized interrupt is stored in the interrupt identification register. Refer to the "Interrupt Control Functions" table. The interrupt identification register (IIR), when addressed during chip-select time, freezes the highest priority interrupt pending, and no other interrupts are acknowledged until that particular interrupt is serviced by the processor. The contents of the IIR are indicated and described below.





Interrupt Identification Register (IIR)

Bit 0: This bit can be used in either a hard-wired prioritized or polled environment to indicate whether an interrupt is pending and the IIR contents may be used as a pointer to the appropriate interrupt service routine. When bit 0 is a logical 1, no interrupt is pending and polling (if used) is continued.

Bits 1 and 2: These two bits of the IIR are used to identify the highest priority interrupt pending as indicated in the "Interrupt Control Functions" table.


Bits 3 through 7: These five bits of the IIR are always logical 0.

Interrupt ID Register				Interrupt Set and Reset Functions					
Bit 2	Bit 1	Bit O	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Control			
0	0	1		None	None				
1	1	. 0	Highest	Receiver Line Status	Overrun Error or Parity Error or Framing Error or Break Interrupt	Reading the Line Status Register			
1	0	0	Second	Received Data Available	Receiver Data Available	Reading the Receiver Buffer Register			
0 .	1	0	Third	Transmitter Holding Register Empty	Transmitter Holding Register Empty	Reading the IIR Register (if source of interrupt) or Writing and the Transmer Holding Register			
0	0	0	Fourth	Modem Status	Clear to Send or Data Set Ready or Ring Indicator or Received Line Signal Direct	Reading the Modem Status Register			

Interrupt Control Functions

Interrupt Enable Register

This eight-bit register enables the four types of interrupt of the INS8250 to separately activate the chip interrupt (INTRPT) output signal. It is possible to totally disable the interrupt system by resetting bits 0 through 3 of the interrupt enable register. Similarly, by setting the appropriate bits of this register to a logical 1, selected interrupts can be enabled. Disabling the interrupt system inhibits the interrupt identification register and the active (high) INTRPT output from the chip. All other system functions operate in their normal manner, including the setting of the line status and modem status registers. The contents of the interrupt enable register are indicated and described below:



Interrupt Enable Register (IER)

Bit 0: This bit enables the received data available interrupt when set to logical 1!

Bit 1: This bit enables the transmitter holding register empty interrupt when set to logical I.


Bit 2: This bit enables the receiver line status interrupt when set to logical 1.

Bit 3: This bit enables the modern status interrupt when set to logical 1.

Bits 4 through 7: These four bits are always logical 0.

Modem Control Register

This eight bit register controls the interface with the modem or data set (or a peripheral device emulating a modem). The contents of the modem control register are indicated and described below:



Modem Control Register (MCR)

Bit 0: This bit controls the data terminal ready (DTR) output. When bit 0 is set to a logical 1, the DTR output is forced to a logical 0. When bit 0 is reset to a logical 0, the DTR output is forced to a logical 1.

Note: The DIR output of the INS8250 may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding modem or data set.

Bit 1: This bit controls the request to send (\overline{RTS}) output. Bit 1 affects the \overline{RTS} output in a manner identical to that described above for bit 0.

Bit 2: This bit controls the output 1 (OUT 1) signal, which is an auxiliary user-designated output. Bit 2 affects the OUT 1 output in a manner identical to that described above for bit 0.

Bit 3: This bit controls the output 2 (OUT 2) signal, which is an auxiliary user-designated output. Bit 3 affects the OUT 2 output in a manner identical to that described above for bit 0.

Bit 4: This bit provides a loopback feature for diagnostic testing of the INS8250. When bit 4 is set to logical 1, the following occurs: the transmitter serial output (SOUT) is set to the marking (logical 1) state; the receiver serial input (SIN) is disconnected; the output of the transmitter shift register is "looped back" into the receiver shift register input; the four modem control inputs (CTS, DSR, RLSD, AND RI) are disconnected; and the four modem control outputs (DTR, RTS, OUT 1, and OUT 2) are internally connected to the four modem control inputs. In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit- and receive-data paths of the INS8250.

In the diagnostic mode, the receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational but the interrupts' sources are now the lower four bits of the modem control register instead of the four modem control inputs. The interrupts are still controlled by the interrupt enable register.

The INS8250 interrupt system can be tested by writing into the lower four bits of the modem status register. Setting any of these bits to a logical 1 generates the appropriate interrupt (if chabled). The resetting of these interrupts is the same as in normal INS8250 operation. To return to normal operation, the registers must be reprogrammed for normal operation and then bit 4 of the modem control register must be reset to logical 0.


Bits 5 through 7: These bits are permanently set to logical 0.



Modem Status Register

This eight-bit register provides the current state of the control lines from the modem (or peripheral device) to the processor. In addition to this current-state information, four bits of the modem status register provide change information. These bits are set to a logical 1 whenever a control input from the modem changes state. They are reset to logical 0 whenever the processor reads the modem status register.

The content of the modem status register are indicated and described below:



Modern Status Register (MSR)

Bit 0: This bit is the delta clear to send (DCTS) indicator. Bit 0 indicates that the CTS input to the chip has changed state since the last time it was read by the processor.

Bit 1: This bit is the delta data set ready (DDSR) indicator. Bit 1 indicates that the DSR input to the chip has changed state since the last time it was read by the processor.

Bit 2: This bit is the trailing edge of ring indicator (TERI) detector. Bit 2 indicates that the \overline{RI} input to the chip has changed from an On (logical 1) to an Off (logical 0) condition.

Bit 3: This bit is the delta received line signal detector (DRLSD) indicator. Bit 3 indicates that the RLSD input to the chip has changed state.

Note: Whenever bit 0, 1, 2, or 3 is set to a logical 1, a modem status interrupt is generated.

Bit 4: This bit is the complement of the clear to send (CTS) input. If bit 4 (loop) of the MCR is set to a logical 1, this is equivalent to RTS in the MCR.

Bit 5: This bit is the complement of the data set ready (DSR) input. If bit 4 of the MCR is set to a logical 1, this bit is equivalent to DTR in the MCR.


Bit 6: This bit is the complement of the ring indicator (\overline{RI}) input. If bit 4 of the MCR is set to a logical 1, this bit is equivalent to OUT 1 in the MCR.

Bit 7: This bit is the complement of the received line signal detect (RLSD) input. If bit 4 of the MCR is set to a logical 1, this bit is equivalent to OUT 2 of the MCR.



Receiver Buffer Register

The receiver buffer register contains the received character as defined below:




Receiver Buffer Register (RBR)

Bit 0 is the least significant bit and is the first bit serially received.

Transmitter Holding Register


The transmitter holding register contains the character to be serially transmitted and is defined below:



Transmitter Holding Register (THR)

Bit 0 is the least significant bit and is the first bit serially transmitted.

The following is an illustration of data terminal equipment connected to an external modem using connections defined by the RS-232C interface standard:



^{*}Not used when business machine clocking is used.

[&]quot;Not standardized by EIA (Electronics Industry Association).

^{***}Not standardized by CCITT

RESPC.ASM

```
DATA_HERE
              SEGMENT
  HEAD_PTR
                 DM
                         0
                                          ; Head pointer to the queue
  TAIL_PTR
                 DW
                         0
                                          ; Tail pointer to the queue
  CHAR_COUNT
                 DM
                         0
                                          ; No.of chars in the buffer
  XOFF_SENT
                 DM
                         0
                                          ; Flag=1 if xoff is sent
  QUEUE
                 DB
                         1000
                                DUP(0)
                                          ; Queue of 1000 chars
DATA_HERE
              ENDS
      XON
                   EQU
                                17
                                          : DC1 character
      XOFF
                   EQU
                                19
                                          ; DC3 character
CODE HERE
              SEGMENT
              ASSUME CS:CODE HERE,DS:DATA HERE
START:
                 MOV
                         AX, DATA_HERE
                                          ; Load Data Segment Register
                MOV
                         DS,AX
                MOV
                         CX,AX
                MOV
                         AX,0000
                                           Set data segment=0000
                MOV
                         DS,AX
                MOV
                         BX,0184H
                MOV
                         [BX],CX
                                           Store ds in 0184H
                MOV
                         DS,CX
                MOV
                         HEAD_PTR,00
                                           Initialize head and tail
                         TAIL_PTR,00
                MOV
                                              pointers
                MOV
                         XOFF_SENT,00
                                         ; Set xoff_sent flag to 00
                MOV
                         CHAR_COUNT,00
                                         ; Set char_count to 00
                                                                     1
                PUSH -
                         DS
                MOV
                         AL,60H
                MOV
                         BX,SEG COMM_INT;
                MOV
                         DS,BX
                                         ; Set interrupt vector OCH
                         DX.OFFSET COMM_INT ; to our comm_int service
                MOV
                VOM
                         AH,25H
                                             routine
                         21H
                INT
                POP
                         DS.
                                         7
                JMP.
                         OVER
                                         5
```

COMMUNICATION INTERRUPT SERVICE ROUTINE

```
COMM INT:
                 STI
                 PUSH
                         ΑX
                 PUSH
                         BX
                         CX
                 PUSH
                         DX
                 PUSH
                 PUSH
                         DΙ
                         DS.
                 PUSH
                 MOV
                         DX.03F8H
                                          : Read char from 8250
                         AL, DX
                 IN
                         ΑX
                 PUSH
                 MOV
                         AX,DATA_HERE
                                           Load Data Segment Register
                 MOV
                          DS,AX
                 POP
                         AΧ
                 MOV
                         DI, TAIL_PTR
                                            Increment tail pointer
                 INC
                         DI.
                 CMP
                                          ; If end of queue make it
                         DI,1000
                         FULL_CHECK
                 JNE
                                              circular
                 MOV
                         00,IG
                         DI,HEAD_PTR
FULL CHECK:
                 CMP
                                           Check if queue is full,
                 JE
                         NO MORE
                                             if full go to no more
                         BX, TAIL PTR
                 MOV
                 MOV
                         QUEUE[BX],AL
                                          ; Store char in queue
                         TAIL_PTR,DI
                 MOV
                                          ; Restore tail_ptr
                 INC
                         CHAR_COUNT
                                           Increment char_count
                 MOV
                         AX,CHAR_COUNT
                 CMP
                                           If char count > 900.
                         AX,900
                 JL
                         GO.
                                            send XOFF to VAX
NO MORE:
                 MOV
                         AL,19
                                              and set xoff_sent flag
                 MOV
                         DX,03F8H
                 OUT
                         DX,AL
                         XOFF SENT,01
                 MOV
GO:
                         AL,20H
                                           End of interrupt signal
                 MOV
                 OUT
                         20H,AL
                                              to 8259
                 POP
                         DS
                 POP
                         DI
                         DX
                 POP
                 POP
                         CX
                 POP
                         ВX
                 POP
                         AΧ
                 IRET
                         DX,OFFSET COMM_INT-OFFSET PG_LEN
OVER:
                MOV
                                         ; Make the program
                 INT
                         27H
PG_LEN
                 LABEL
                         BYTE
                                         ; memory resident
CODE_HERE
             ENDS
             END
```

PCNET.ASM

```
program installs interupt routines
;; This
;; and responds to the requests.
                 INCLUDE MYLIB.EQU
                 INCLUDE MY_LIB.MAC
                 ENDIF
BLK_SIZ
                 EQU
                          128
XOFF
                 EQU
                          19
                          17
XON
                 EQU
CODE
                 SEGMENT
                 CS:CODE,DS:CODE
ASSUME
                 ORG
                          2CH
                                         :environment segment
ENV_SEG
                 LABEL
                          WORD
                 ORG
                          5CH
PARAM1
                 LABEL
                          BYTE
                                            parameter1
                 ORG
                          6CH
                                            parameter2
PARAM2
                 LABEL
                          BYTE
                                            buffer length
                          80H
                 ORG
BUF CNT
                 LABEL
                          BYTE
                                            command tail
                 ORG
                          82H
BUFFER
                 LABEL
                          BYTE
                 ORG
                          100H
 STRT:
                 JMP
                          OVER DATA
 TRAY
                 DB
 STKPTR
                 DW
                         ?
                                           save stack
                                           save stack
 STKSEG
                 DW
                 DB
                         'XRDQN'
 dummy
 PGM_NAME
                 DB
                         'C:COMMAND.COM'
                 DB
                          20 DUP(0)
 PRMBLK
                 DW
 CO
                 DW
                         OFFSET BUFFER
 C1
                 DM
                                          SEG cmd_line
                         OFFSET PARAM1
                 DW
 C2
                 DW
                                          SEG param1
                         OFFSET PARAM2 ;
                 DW
```

```
Page 1-2
PCNET . ASM
                                           ; SEG param2
 C3
                  DW
                               "/C DIR>C:SDIR.C "
                  DB
                          20,
 BUFF
                           0
                  DM
FLAG
                           20 DUP(?)
                  DB
FILE_NAME
HANDLE1
                  DW
                           Ū
                           Ü
                  DW
HANDLE
NO OFCHAR
                  DW
                           0
                  DW
                           0
INTFLAG
                           0
KEYFLAG
                  DW
                           0
REMOVE
                  DM
                           0000
P1IP
                  DM
P1CS
                  DM
                           0000
                           0000
P1PSW
                  DW
                  DW
                           0000
P1AX
                  DW
                           0000
P1BX
P1CX
                  DM
                           0000
                  DW
                           0000
P1DX
                           0000
P188
                  DM
P1SP
                  DW
                           0000
P1BP
                  DM
                           0000
                  DM
                           0000
                                             This is process
P1ES
                                             control block
P1DS
                  DM
                           0000
                  DM
                           0000
P1DI
P1SI
                  DM
                           0000
TIP
                  DW
                           0000
TCS
                  DW
                           0000
                  DW
                           0000
TPSW
                  DM
                           0000
TEMP
TEMP2
                  DM
                           0000
                           0000
TEMP3
                  DM
          This procedure unmaskes comm_int in 8259 ,
OVER_DATA:
                                             intialize 8250.
                  CALL
                           INIT
                  MOV
                           DX,03F8H
                  IN
                           AL,DX
                  MOV
                           FLAG,00
                 MOV
                           INTFLAG,0

    MOV

                           KEYFLAG,0
                  PUSH
                           DS
                  MOV
                           AL,0CH
                           DX,OFFSET TEMPCOM; store the address of
                  MOV
                                  TEMPCOM
                                              at OCH.
                  MOV
                           AH,25H
```

INT

POP

21H

DS.

ŝ

TIMER and store it

MOV

DS,AX

```
;in int 63H(unused in dos)
                          AL,63H
                 MOV
                 MOV
                          AH,25H
                 INT
                          21H
                          DS
                 POP
                 PUSH
                          DS
                 VOM
                          AL,21H
                          AH,35H
                 MOV
                 INT
                          21H
                                         ;Get interrupt vector 21H
                 MOV
                          AX,ES
                                         ;and store it in int 64H.
                 MOV
                          DS,AX
                                         :(unused in dos)
                 MOV
                          DX,BX
                 MOV
                          AL,64H
                          AH, 25H
                 MOV
                          21H
                 INT
                          DS.
                 POP
                          DX.OFFSET TEMPCOM ; store the adress of
                 MOV
                                         ; TEMPCOM at vector 67H.
                          AX,2567H
                 MOV
                          21H
                 INT
                        RESIDENT
                JMP.
SYSINT:
                 PUSHF
                 STI
                                            push flags of the
                          inturrupted
                 PUSH
                          ΑX
                                            process.
                 PUSH
                          ВX
                 PUSH
                          DS.
                 PUSH
                          CS
                          DS
                 POP
                 CMP
                          INTFLAG,1
                                         check if intflag is set
                 JE
                          PROS
                                         ; if set jump to pros
                 CMP
                          AH, OAH
                                              else
                                             to read from keyboards
                 CMP
                          AH,01
                 JΖ
                          TRY
                                             goto try
                 CMP
                          AH,07
                 JE
                          TRY
                                            jump to pros
                 CMP
                          AH,08
                          PROS
                 JNE
TRY:
                                           check if keay is pressed
                 MOV
                          AH,01
                                         ; if not loop until pressed
                          16H
                 INT
                          TRY
                 JZ
                                            set the keyflag
                 MOV
                          KEYFLAG,01
PROS:
                 PUSH
                          CS
                 POP
                          DS
```

	POP POP POPF	DS BX AX	; ; restore registes of ; interrupted process ; ; execute system routine
	INT	64H	; execute system routine
	PUSH PUSHF POP PUSH MOV ADD PUSH MOV POP POP PUSH POP DEC	CX BP BP,SP SP,OAH CX SP,BP BP CX DS CS DS INTFLAG	; ; ; ; ; ; ; ; ; interrupted routine. ; ; ; ; ; ; ; ; ; ; ; ; ; ;
NO MEV.	CMP JNE CMP JNE MOV MOV	KEYFLAG,01 NO_KEY AL,00 NO_KEY INTFLAG,01 KEYFLAG,00	; chek if key flag is set ; ; chek if the pressed key ; is extended key then ; set intflag
NO_KEY:	POP IRET	DS	; return to the ; interrupted process. ;
TIME_INT:			ţ
	INT	63H	; ; execute actual timer
			for system time
•	keeping PUSH PUSH POP POP	DS CS DS TEMP2	; ; store DS in temp2 location ; and make it to point to ; data of this routine.
	POP POP POP	TIP TCS TPSW	; pop the stack which containe ; IP,CS and FLAGS of intrrupte ; program into temp locations.
	PUSH MOV	AX AX,TCS	;

CMP' INTELAGION

	JE CMP JE CMP JE CMP JE	SAME AX,0E9CH SAME AX,0070H SAME AX,0D91H SAME	; service routine. ; ; ; ; ; ;
	POP XCHG XCHG	AX,P1AX BX,P1BX	;
	XCHG XCHG XCHG XCHG XCHG XCHG	CX,P1CX DX,P1DX P1DI,DI P1SI,SI P1BP,BP P1SP,SP	<pre>; exchange all registers of ; interrupted process and ; next process to be execute; ; ; ;</pre>
	MOV MOV XCHG MOV MOV XCHG MOV XCHG MOV	TEMP,AX AX,TEMP2 P1DS,AX TEMP2,AX AX,SS P1SS,AX SS,AX AX,ES P1ES,AX ES,AX	; ; ; ; ; other we give controle to ;other program we should ;restore all of it's registers ;and save the rigisters of ;interrupted program in PCB}
	PUSH PUSH PUSH	P1PSW P1CS P1IP	; push IP,CS and FLAGS of ; next process to be executed; ;
	MOV MOV MOV MOV MOV MOV JMP	AX,TIP P1IP,AX AX,TCS P1CS,AX AX,TPSW P1PSW,AX AX,TEMP RETURN	; store IP,CS and FLAGS of ; interrupted process in PCB ;
SAME:	POP PUSH PUSH PUSH	AX TPSW TCS TIP	; ; give control to the next ; process to be executed. ;
RETURN:	MOV IRET	DS,TEMP2	5 5 5

TEMPCOM:			
	STI PUSH IN OR OUT POP PUSH POSH	AX AL,21H AL,10H 21H,AL AX DS CS	; disable 8259 IR4 ; by masking bit 4 of ; mask register. ;
	POP POP MOV MOV MOV MOV MOV	DS P1DS P1AX,AX P1BX,BX P1CX,CX P1DX,DX P1DI,DI P1BP,BP	; ; ; ; store all registers of ; interrupted process in ; process control block.
	MOV MOV MOV POP POP POP MOV	P1SI,SI P1ES,ES P1SS,SS P1IP P1CS P1PSW P1SP,SP	
	MOV IN CMP JNE JMP	DX,03F8H AL,DX AL,1BH GO_BACK MULTI	;read charector from UART;and chek if it is ESC.
GO_BACK:	IN AND OUT	AL,21H AL,0ECH 21H,AL	; enable ir4 by unmasking bit ; in IMR of 8259 so new char ; in UART can interrupt ;
	MOV OUT	AL,20H [.] 20H,AL	; end of interrupt signal ; to 8259
MULTI:	CALL	DISABLE	; give control back to the ; interrupted process.
PIOLITE	MOV MOV MOV MOV MOV MOV	AX,CS DS,AX ES,AX SS,AX SP,OFFFEH STKPTR,SP STKSEG,SS	; ; ; intialize registers. ; ;
	MOV MOV INT MOV MOV MOV	AL,60H AH,35H 21H AX,ES DS,AX DX,BX	; ; ; Get interrupt vector for ;comm_int and store it ;at vector OCh(unused in dos)

	MOV INT MOV OUT	AH,25H 21H AL,20H 20H,AL	; ; ; end of interrupt signal ; to 8259 ; enable ir4 by unmasking bit
	IN AND OUT	AL,21H AL,0ECH 21H,AL	; in IMR of 8259 so new char ; in UART can interrupt ;
PECIAL	MOV MOV MOV	AX,CS DS,AX ES,AX	
BEGIN: PASCAL:	MOV MOV CALL CMP JE MOV MOV MOV MOV INT	INTFLAG,0 AL,43H SEND GETCHAR AL,41H SYSTEM TRAY,AL AL,08H DX,0FFSET TI AH,25H 21H	<pre>; send char 'C' to inform ; ; the other PC . ; if the recieved charector ; is other than 'A' then call ; facility program else ; jump to label system. ; ME_INT; ; ;;</pre>
SCALL:	MOV MOV INT	DX,OFFSET CO AX,2566H 21H	ME_BACK; store the address ; come_back in vector 66H ;
	MOV INT MOV MOV PUSHF PUSH PUSH IRET	AX,3565H 21H TEMP3,ES DS,TEMP3 ES BX	; get the address of the ; facility program and ; give control to it. ; ; ; ;
COME_BACK:	MOV MOV MOV	AX,CS ES,AX DS,AX	; after rhe execution of the ; facility program control ; comes ro this label.
	MOV MOV	SP,STKPTR SS,STKSEG	
	CALL	DISABLE	; give control back to the ; user ;
SYSTEM:	CALL MOV	GETCHAR AL,08H	\$ \$ \$

```
DX,OFFSET TIME_INT ;make vectopr 08H to time
                 MOV
                                          routine
                 MOV
                          AH,25H
                          21H
                 INT
                 MOV
                          CX,0EH
                 PUSH
                          CX
NØ:
                                           wait for some time
                 MOV
                          CX,0EFFH
                          NET
                 LOOP
NET:
                 POP
                          CX
                 LOOP
                          NO
                 PUSH
                          DS
                 MOV
                          AL,63H
                 VOM
                          AH,35H
                 INT
                          21H
                 MOV
                          AX,ES
                                        ;Get interrupt vector for
                                        :TIMER and store it
                 MOV
                          DS,AX
                                        in int O8H(unused in dos)
                 MOV
                          DX,BX
                          AL,08H
                 MOV
                 MOV
                          AH,25H
                 INT
                          21H
                          DS
                 POP
                 MOV
                          AX,CS
                                          intialize registers
                 MOV
                          ES,AX
                 MOV
                          DS,AX
                 MOV
                          DI,80H
NEXT:
                 CALL
                          GETCHAR
                          BYTE PTR [DI],AL; read the command sent by
                 MOV
                                                user on other PC
                                                                     and
                 CMP
                          AL,CR
                          FNAME_OVER;
                                             place it offset 80H.
                 JΕ
                 INC
                          DΙ
                 JMP
                         NEXT
FNAME OVER:
                 MOV
                          [C1],DS
                                         cmd line
                 MOV
                          [C2],DS
                                         FCB1
                          [C3],DS
                 MOV
                                         FCB2
                 MOV
                          BX,1200
                                         release memory to load
                 MOV
                          AH,4AH
                                           command.com
                 INT
                          21H
                 JC
                         NORED
                          DX, OFFSET PGM_NAME ;
                 MOV
                 MOV
                                        ; load and execute command.com
                          Al,00
                 MOV
                          BX, OFFSET PRMBLK
                 MOV
                          AH,4BH
                 INT
                          21H
                                          restore stack.
                 MOV
                          SP,STKPTR
                 MOV
                          SS,STKSEG
                 MOV
                          AX,CS
                                         call the facility program to
                 MOV
                          DS,AX
                                            send the output of
```

MOV

ES, AX

executed.

	MOV	TRAY,44H	;
	JMP	SCALL	;
	CALL	DISABLE	;
NORED:	@WRITE	'MEMORY RED	;
	CALL	DISABLE	puction failed/
RESIDENT:	INCLUDE MOV MOV MOV MOV MOV	SUB.LIB AX,00 DS,AX DI,0084H CX,OFFSET: [DI],CX [DI+2],CS	; ; store the address of SYSINT ; at vector 21H. ; SYSINT ; ; ; ;
	MOV	AX,3103H	; make the program memory
	MOV	DX,2000H	; resident and reserve
	INT	21H	; 20K to load command.com.
PG_LEN CODE	LABEL ENDS END	BYTE STRT	; ;

SUB.LIB

POP

DI

;;This librery provides some procedures used in the PCNET program GETBUFF PROC **NEAR** PUSH BX **PUSH** CX **PUSH** DΧ **PUSH** DI VOM: CX,DS MOV AX,0000 :make DS register to MOV DS,AX ;point comm_int routine MOV BX,0184H MOV DS,[BX] MOV BX,0000 MOV DI,[BX] ;move head_ptr to di CMP DI,[BX+2] compare with tail_ptr JE NO_CHAR ; if equal queue is full MOV AL,[BX+8][DI] ;quit.load char INC ;pointed by head_ptr, DΙ CMP DI,1000 to al incr di make the JNE OΚ ; queue circular. MOV DI,00 OK: MOV [BX],DI restore head_ptr DEC WORD PTR [BX+4] decrement char_coun CMP WORD PTR [8X+6],1 Check for xoff JNE NO_CHAR CMP WORD PTR [BX+4],750 if char_count<=750 JGE NO_CHAR MOV DX,03F8H send xon AL,17 MOV OUT DX,AL MOV WORD PTR [BX+6],0 NO_CHAR: MOV DS,CX POP DX POP CX POP ВX

```
RET
GETBUFF
             ENDP
;;this procedure sends a charector to the comm1.
                 PROC
                             NEAR
SEND
                 PUSH
                          DΧ
                 MOV
                          DX,03FDH
                 PUSH -
                          AΧ
RETRY:
                          AL,DX
                 IN
                 AND
                          AL,20H
                                                    ;chek weather THR reg
                 JΖ
                          RETRY
                                                    ; is empty.
RETRY1:
                 IN
                          AL,DX
                          AL,40H
                                                    check weather TXSHR
                 AND
                          RETRY1
                                                    ; is empty.
                 JΖ
                 POP
                          AΧ
                                                      send the charector
                 MOV
                          DX,03F8H
                                                       in al to the comml.
                 OUT
                          DX,AL
                          DΧ
                 POP
                 RET
SEND
                 ENDP
GETCHAR
                              NEAR
                 PROC
GETIT:
                 PUSH
                          AΧ
                          ВX
                 PUSH
                 MOV
                          AL,0
                 MOV
                          AH,14
                          BH, 0.
                 MOV
                          10H
                 INT
                 MOV
                          AL,8
                          AH,14
                 MOV
                 MOV
                          BH,0
                          10H
                 INT
                 POP
                          ВX
                 POP
                          AΧ
                          AL,0
                                                    ;This procedure return
                 MOV
                 CALL
                          GETBUFF
                                                      a charector from
                 CMP
                          AL,0
                                                      the queue.
                 JE
                          GETIT
                 RET
GETCHAR
                 ENDP
DISABLE
                 PROC
                           NEAR
                 POP
                          REMOVE
```

store the offset of

```
TEMPCOM at vector OCH
                          AX,250CH
                 MOV
                          21H
                 INT
                          CS
                 PUSH
                 POP
                          DS
                          AX,P1AX
                 MOV
                                                    restore all user
                 MOV
                          BX,P1BX
                                                    registers and
                          CX,P1CX
                 MOV
                                                     give full control.
                          DX,P1DX
                 MOV
                          DI,P1DI
                 MOV
                 MOV
                          SI,P1SI
                          BP,P1BP
                 MOV
                          SP,P1SP
                 MOV
                          SS,P1SS
                 MOV
                 MOV
                          ES, P1ES
                          P1PSW
                 PUSH
                          P1CS
                 PUSH
                          P1IP
                 PUSH
                          DS,P1DS
                 MOV
                 IRET
                 ENDP
 DISABLE
         This procedure unmaskes comm_int in 8259
                             and transfers the comm_int
          initializes 8250
         vector stored at 2Dh to 0Ch .
                 NEAR
        PROC
INIT
                 PUSH
                          DS.
                          DΙ
                 PUSH
                          DX
                 PUSH
                 PUSH
                          CX
                 PUSH
                          BX
                 PUSH
                          AX
                 IN
                          AL,21H
                                                   ;unmask irq4(comm int)
                          AL, OACH
                 AND
                 OUT
                          21H,AL
                          DX,03FBH
                 MOV
                                                   ;Initialize 8250
                 MOV
                          AL,80H
                                                   :set DLAB t0 1
                 OUT
                          DX,AL
                          \mathsf{DX}
                 DEC
                 DEC
                          DX
                 MOV
                          AL,00
                                                   ;set baud rate low byte
                 OUT
                          DX,AL
                 DEC
                          DΧ
                 MOV
                          AL,OCH
                                                   ;set baud rate high by
                 OUT
                          DX,AL
                                                            (9600)
                 INC
                          DX
                 INC
                          DX.
                          DX
                 INC
                                                   ;no.of bits 8,no parit
                 MOV
                          AL,03
                 OUT
                          DX,AL
                                                  ;1 stop bit
```

DX,OFFSET TEMPCOM

MOV

,		DEC DEC MOV OUT	DX DX AL,01 DX,AL
TNIT	ENDP	POP POP POP POP POP RET	AX BX CX DX DI DS
INIT	ENDE		

; ; ; ;enable 8250 COMM_INT

FACILITY.PAS

```
{ This program serves the requests for phone, mail; transefer file
  and sends the output of dos commands >
program facility;
procedure intpas
                                 .;external 'intpas.com';
procedure return
                                  ;external 'return.com';
procedure noswap
                                  ;external 'noswap.com' ;
function getkey (var i : integer);integer ;external 'getkey.bin' ;
function qetbuff (var i : integer):integer ;external 'qetbuff.bin';
type
    registers = record
      ax,bx,cx,dx,bp,sp,di,si,cs,ds,es,ss,flags:integer;
    end:
    mes=string[30];
var
  filename : string[12];
  fp : FILE;
 fp1 : text;
  c : char;
  reg:registers;
  cer, elf, esp
                                       : char;
           : array[1..80] of char;
  bufsiz,wblkno,rblkno,flaq,result1,result:integer;
  flag1,row,col,fflag,i,j,tray:integer;
  buff:array[1..128] of char;
  complete, clear to send: boolean;
{ This procedure returns a character from comm-buffer
  It waits till a character is received.}
procedure getcharp(var i:integer);
var j : integer;
 begin
   i := 0:
   while i = 0 do
```

```
begin
      j := getbuff(i);
      row:=wherex;
      col:=wherey;
      write(chr(0));
      gatoxy(row,col)
     end;
  end:
  procedure getchar(var i:integer);
    begin
      i:=0;
      while(i=0) do j:=qetbuff(i);
    end;
{ This procedure sends a char through 8250 it
  waits untill shift reg and transmitter buffer
  are empty }
procedure send(w : integer);
var x,y,z,i : integer;
begin
  · v := 0;z := 0;
     while ((y = 0) \text{ or } (z = 0)) do
       begin
         x := port[$03FD];
         y := x \text{ and } $0020;
         z := x \text{ and } \$0040;
       end;
     port[$03F8] := w;
end;

    This procedure finds the cursor position on the screen

   using DOS interrupt 10h }
procedure findcur(var i,j :integer);
begin
     req.ax := $0300;
     reg.bx := 0;
     intr($10,req);
     i := reg.dx div 256 + 1;
     j := reg.dx and $FF + 1;
end;
{ This procedure positions the cursor on the screen
  at given row and column
procedure poscur(row,col : integer);
begin
     reg.ax := $200;
     reg.bx := 0;
```

```
req.dx := ((row-1) * 256) or ((col-1));
               intr($10,reg);
 end:
 { This procedure displays a character at the current cursor position
      in the given attribute and advances the cursor to next column.
      The first arguement is the character to be displayed and
       the second is the attribute }
 procedure display(i,j :integer);
 var k : integer:
 begin
                    converte(clf); { print line feed as it is }
define the converted as it is }
define the converted as it is }
define the converted as it is }
defined as it is defined as it is }
defined as it is define
               case i of
                                                                                        { print carriage return as it is }
                    09 : for k:=1 to 8 do write(csp); { expand tab }
                    else begin
                                        reg.ax := i or $0900;
                                        req.bx := j;
                                        req.cx := 01;
                                     intr($10,req);
                                       findcur(row,col);
                                        poscur(row.col+1);
                                  end:
               end;
end:
This procedure waits for a char from keyboard
        and returns the same }
procedure readkbd(var i : integer);
var j :integer:
begin
     i := 255;
     while i=255 do j := qetkey(i);
end;
{ This procedure displays the given string at the current
     cursor position in the given mode
procedure set display(st:mes;mode:integer);
var i,j : integer;
begin
           for i:=1 to length(st) do display(ord(st[i]),mode);
end:
{ This procedure reads the file name sent by the other
        PC and sets fflag if error in reading.}
```

```
procedure readfilename;
 var
   i,j,k :integer;
   c,s:char;
    begin
      filename := '
      i := 1;
      getcharp(j);
      if(j\langle\rangle03) then
        begin
         while j<>13 do
           begin
             filename[i] := chr(j);
             i := i + 1;
             getcharp(j);
            end;
         end
       else '
        fflaq:=1;
    end:
{This procedure sends the file }
procedure sendfile;
 var
 i,j,k:integer;
 c,s:char;
 begin
  readfilename:
  if (fflag<>1) then
   begin
    assign(fp,filename);
     {$i−}
    reset(fp);
      {$i+}
    if (ioresult <> 0) then send(03)
      begin
       send(67):
        {$i -}
{ This procedure reads the file blockwise and sends it charector
 by charector.if error in reading it reopens the file and
  moves reading head to the sector to read. }
        while NOT EOF(fp) do
           begin
             blockread(fp,buff,1,result1);
             while(Ioresult(>0) do
                  assign(fp,filename);
                  reset(fp);
```

```
seek(fp,rblkno);
                   blockread(fp,buff,1,result1);
                rblkno:=rblkno+result1;
                i:=1;
                while ( (i <= 128) and NOT complete) do
                  begin
                    if(buff[i]\langle\rangle chr(26)) then
                       begin
                        for j:=1 to 200 do;
                        send(ord(buff[i]));
                        i:=i+1;
                       end
                    else
                       begin
                       complete := TRUE;
                        send(26);
                       end:
                   end;
               { j := getbuff(i); }
                if i = 19 then while i < > 17 do j := getbuff(i); > 17
              end;
           close(fp);
      end;
   end;
{ This procedure disables multitasking }
   noswap;
  end;
{ This procedure recieves a file sent by the other PC }
procedure getfile;
  begin
    noswap:
    readfilename;
    if ( fflag \leftrightarrow 1 ) then
      begin
       assign(fp1,filename);
       \{\$i-\}
       rewrite(fp1);
       if (Ioresult=0 ) then
         begin
           send(67); i:=0;
{ This recives a file and stores it in disk }
              while (i<>26) do
                begin
                  qetcharp(i);
                  write(fp1,chr(i));
                end;
            close(fp1);
         end
       el 🕏 e
```

```
begin
         send(03);
         writeln( 'CAN NOT CREATE FILE');
       end:
      end;
 end;
{ This procedure responds to the phone call
procedure speak;
const
     LF
           = 10:
                          { line feed
           = 13;
     CR
                          { carriage return
     ESC
           = 27:
                          { escape
     SPACE = 32;
                          { space
var
    i,j,k,n1,n2,code,index,scancode,appm : integer;
    row.col.saverow.savecol,attrib,ptr
                                            : integer:
    wintop,winbottom,fqcolor,bqcolor
                                            : integer;
    r1,c1,r2,c2 : integer;
    continue : boolean;
     begin
       noswap;
                      YOUR HAVE A PHONE CALL: PRESS (Y/N)
       writeln('
                                                                   ():
        read(kbd,c):
        if((c='y')) or (c='Y')) then
         begin
{ This creates two windows on the screen }
          send(67);
          window(1,1,80,25):
          clrscr;
          gotoxy(30,1);
          set_display(' PCNET PHONE FACILITY ',$70);
          qotoxy(1,2);
          for i := 1 to 79 do write('-');
          gotoxy(1,13);
          for i := 1 to 79 do write('-');
          gotoxy(1,14):
          for i := 1 to 79 do write('-');
          gotoxy(1,25):
          for i := 1 to 79 do write('-');
          gotoxy(1,1);
          r1 := 1;c1 := 1;
          r2 := 1;c2 := 1;
          j := 1:
         continue := TRUE;
\prec this displayes and sends the key pressed and displayes
  charectors recieved from other PC }
         while continue do
           begin
```

```
i := 255;
            j := getkey(i);
            i := lo(i);
            if i = 03 then
                begin
                send(03);
                continue := FALSE;
                clrscr:
                             YOU HAVE COME BACK TO YOUR PROCESS
                writeln('
                end
            else
              if i <> 255 then
                beqin
                 send(i);
                 window(1,3,80,12);
                 textbackground(0);
                 textcolor(5);
                 gotoxy(r1,c1);
                 write(chr(i));
                 if i=13 then write(chr(10));
                 r1 := wherex;c1 := wherey;
                end;
              i := 0;
              j := getbuff(i);
              i:=lo(i);
              if i = 03 then continue:=FALSE
                                               else
               if i <> 0 then
                 begin
                  window(1,15,80,24);
                  textbackground(0):
                  textcolor(5);
                  gotoxy(r2,c2);
                  write(chr(i));
                  if i=13 then write(chr(10));
                    r2 := wherex;c2 := wherey;
                 end;
           end:
        end else send(03);
     end;
PROCEDURE COMMAND:
  var
   i,k,j:integer;
   begin
    {$i-}
      assign(fp1,'C:dire$ct');
      reset(fp1):
      if(ioresult(>0) them write(' OPEN FAILED')
      else
     while NOT EOF(fp1) do
```

```
begin
        read(fp1,c);
        send(ord(c));
      end;
      send(26);
      rewrite(fp1); '
      close(fp1);
    end;
{ MAIN PROGRAM STARTS HERE }
 begin
     flag:=0;
  flag:=mem[0:$200];
     if (flag<>0) then
      begin
        complete:=FALSE;
        bufsiz:=256;
        rblkno:=0;
        wblkno:=0;
        result1:=0;
        result:=0;
        fflag:=0;
{ This is to read the request from other PC.
        i:=memw[0000:$019A];
        tray:=mem[i:$0103];
        case tray of
         $54 : sendfile;
          $52 : getfile;
         ·$50 : speak:
         $44 : command:
        end; .
{ This gives control back to PCNET. }
    return;
    end
    else
{ This procedure makes the whole program memory resident }
      intpas;
  end.
```

GETKEY

CODE_HERE SEGMEN

SEGMENT ASSUME CS:CODE_HERE

	; Pl	JBLIC G	ETKEY	; This function returns
the	GETKEY PROC	NEAR		; input from the keybo
ard		PUSH	BP	; if any.
		MOV	AH,01	; Check if keay is press
ed		INT JZ MOV INT	16H QUIT AH,00 16H	; ; If not goto quit, ; ; else read the key,
	CONT:	MOV LES MOV	BP,SP DI,[BP+4] ES:[DI],AX	; ; Transfer this key to ; the external variable
	QUIT:	POP RET	BP 6	•
	GETKEY ENDP CODE_HERE	ENDS END	-	,

GETBUFF

CODE HERE SEGMENT ASSUME CS:CODE_HERE This function returns **GETBUFF** PUBLIC æ char, if any from buf **GETBUFF** PROC NEAR fer PUSH BP MOV BP,SP PUSH AΧ PUSH ВX CX PUSH PUSH DX PUSH DΙ CX,DS MOV AX,0000 Load DS reg with MOV Data segment of Res DS,AX MOV ident MOV BX,0184H MOV DS,[BX] MOV BX,0000 Move head ptr to di MOV DI,[BX] Compare with tail_ptr CMP DI,[BX+2] NO CHAR If equal queue is ful JE 1,quit. MOV AL,[BX+8][DI] load char pointed by head_ptr into the external var PUSH DI iable DI,[BP+4] LES ES:[DI],AX MOV POP DI Increment head_ptr DΙ INC DI,1000 If head_ptr=1000 ther CMP make it circular JNE OK. MOV DI,00 OK: MOV Restore head_ptr [BX],DI Decrement _char_count DEC WORD PTR [BX+4] If xoff_sent and CMP WORD PTR [BX+6],1 JNE NO CHAR char_count <= 750, CMP WORD PTR [BX+4],750 NO_CHAR JGE DX,03F8H send XON to VAX, MOV MOV AL,17 and reset xoff_sent OUT DX,AL flaq. WORD PTR [BX+6],0 MOV NO_CHAR: DS,CX MOV POP DΙ DΧ POP POP CX ВX POP

ΑX

BP

POP

POP

NOSWAP

```
;;This procedure disables multitasking.
                 SEGMENT
CODE
                 CS:CODE,DS:CODE
ASSUME
NO_SWAP
              PROC
                         NEAR
                 PUSH
                          DS
                 PUSH
                          ES
                          DX
                 PUSH
                          ВX
                 PUSH
                 PUSH
                          ΑX
                 MOV
                          AL,63H
                 MOV
                          AH,35H
                 INT
                          21H
                                          Get interrupt vector for
                 MOV
                          AX,ES
                                          ;TIMER and store it
                 MOV
                          DS,AX
                                          in int O8H(unused in dos)
                 MOV
                          DX,BX
                 MOV
                          AL,08H
                 MOV
                          AH, 25H
                 INT
                          21H
                 POP
                          ΑX
                          ВХ
                 POP
                 POP
                          DΧ
                          ES
                 POP
                          DS
                 POP
                 RET
NO SWAP
            ENDP
CODE
                 ENDS
                 END
```

RETURN.ASM

CODE_HERE ' SEGMENT

ASSUME CS:CODE_HERE

RETURN

PROC NEAR

POP

ΑX

MOV

AX,3563H

INT

21H

PUSHF

PUSH PUSH

ES ВX

IRET

RET

0

RETURN

ENDP

CODE_HERE

ENDS

END

INTPAS

```
;;This procedure makes the facilty program memory
 ;;resident,sets the flag and stroes the starting
. address at vector 65H
 CODE
                    SEGMENT
            ASSUME
                      CS:CODE,DS:CODE
 INTPAS
             PROC
                         NEAR
              POP
                       ΑX
              MOV
                       AX,00
                       DS,AX
              MOV
                                      ; set the flag.
              VOM
                       DI,200H
                       AX,01
              MOV
              MOV
                       DS:[DI],AX
              MOV
                       AX,CS
              MOV
                       ES,AX
              MOV
                       DS,AX
              MOV
                       DX,100H
                                      ; store the starting address
              MOV
                      AX,2565H
                                      ; at vector 65H
                      21H
              INT
                      AX,3103H
              MOV
                                      ; make the program memory
              MOV
                      DX,1500H
                                      ; resident and return to dos.
              INT
                       21H
              RET
 INTPAS
          ENDP
 CODE
          ENDS
          END
```

ASKFILE.PAS

```
{ This is to request and get a file from the other pc.
  If the user on the other PC is willing to send file,
  it reads and sends the file name, if there is no error
  indicator from the other side the file is recived and
  stored on your current directory
PROGRAM askfile(input,output);
function getkey (var i : integer):integer ;external 'getkey.bin';
function qetbuff (var i : inteqer):inteqer ;external 'qetbuff.bin';
type
    {This record contains the varioues registers in 8088
    Used in interrupt routines within TURBO }
    registers = record
      ax,bx,cx,dx,bp,si,ds,es,flags : integer;
    mes = string[80];
var
    i,j,k,l :integer;
    c:char;
    filename : strinq[20];
    fp : text;
    req : reqisters;
    cleartosend : boolean;
{ This procedure returns a character from
  It waits till a character is received from another PC >
procedure getchar(var i:integer);
var j : integer;
  begin .
    i := 0:
   while i = 0 do j := qetbuff(i);
  end:
```

```
{ This procedure swaps interrupt vectors v1 and v2 }
procedure swap vectors(01,02 : integer);
begin
   reg.ax := $3500;
   reg.ax := reg.ax or v1;
   intr($21,req);
   reg.ax := reg.es;
   reg.ds := reg.ax;
   req.dx := req.bx;
   reg.ax := $2500;
   req.ax := req.ax or v2;
   intr($21,reg);
end;
{ This procedure sends a char to another PC through 8250
  It waits untill shift reg and transmitter buffer
  are empty
             3
procedure send(w : integer);
var x,y,z,i : integer;
begin
     y := 0; z := 0;
     while ((y = 0) \text{ or } (z = 0)) do
     begin
         x := port[\$03FD];
         y := x \text{ and } $0020;
         z := x \text{ and } $0040;
       end:
     port[$03F8] := w;
end;
{ MAIN PROGRAM STARTS HERE }
begin
{ This procedure stores the comm_int address at vector OCH }
     swap_vectors($60,$00);
{ read a charector from 8250 }
     i:=port[$03f8];
     i := 255;
{ clears comm_buffer }
     while i \leftrightarrow 0 do
       begin
         i := 0:
         j := getbuff(i);
       end;
     send(27);
     qetchar(i);
      if (chr(i) = C') then
          begin
             send(84);
             writeln;
             write(' GIVE FILE NAME :');
             readln(filename);
{ This sends file name to the other pc }
             for i:= 1 to length(filename) do send(ord(filename[i]
             send(13);
```

```
getchar(i);
             if(lo(i)=67) then
               begin
                 assign(fp,filename);
                 rewrite(fp);
                 getchar(i);
{This recives file from other PC }
                 while(i <> 26) do
                   begin
                     write(fp,chr(i));
                     if(1o(i)=$03) then i:=26;
                     getchar(i);
                   end:
                 close(fp);
             else writeln('file not found at the other node');
       end
       else send($03);
{ This stores the address of tempcom at vector OCH
. from vector 67h }
      swap_vectors($67,$00);
    end.
```

MAIL.PAS

```
{ This program is to mail a file to the other PC, it prompts for
   file name to be mailed and reads the file name and sends the
   file name and file to the other PC. }
program mail (input,output);
function getkey (var i : integer):integer ;external 'getkey.bin'
function getbuff (var i : integer):integer ;external 'getbuff.bin'
type
    (This record contains the varioues registers in 8088)
     Used in interrupt routines within TURBO
    reqisters = record
      ax,bx,cx,dx,bp,si,ds,es,flags : integer;
    mes = string[80];
var
    i,j,k,l:integer;
    c:char;
    filename : string[20];
    fp : text;
    req : registers;
    quit, clear to send : boolean;
{ This procedure returns a character from comm-buffer
  It waits till a character is received from other PC >
procedure getchar(var i:integer);
var j : integer;
  begin
   i := 0;
    while i = 0 do j := qetbuff(i);
  end:
This procedure swaps vetors v1 and v2
                                         }-
```

MAIL.PAS Page 1-2

```
procedure swap vectors(v1.v2 : integer);
begin
   reg.ax := $3500;
   req.ax := req.ax or v1;
   intr($21,req);
   reg.ax := reg.es;
   reg.ds := reg.ax;
   reg.dx := reg.bx;
   reg.ax := $2500;
   req.ax := req.ax or v2;
   intr($21,req);
end;
{ This procedure sends a char to other PC through 8250
  It waits untill shift req and transmitter buffer
  are empty }
procedure send(w : integer);
var x,y,z,i : integer:
begin
     y := 0; z := 0;
     while ((y = 0) \text{ or } (z = 0)) do
       begin
         x := port[\$03FD];
         y := x \text{ and } $0020;
         z := x \text{ and } $0040;
       end:
     port[$03F8] := w:
end:
{ MAIN PROGRAMM }
begin
{ This procedure store the address of comm_int at vector
  OCH from vector 60H }
  swap_vectors($60,$0C);
  i:=port[$03f8];
  i := 255;
{ This makes clears the comm buffer }
 while i <> 0 do
   beqin
      i := 0;
      j := getbuff(i);
    end;
 send(27);
 getchar(i);
 if (chr(i) = 'C') then
     begin
        send(82);
        write(' GIVE FILE NAME : '):
        readln(filename);
```

```
_{$i-}
        assign(fp,filename);
       reset(fp);
       ($i+}
        if (Ioresult<>0) then
           begin
           send(03);write('FILE NOT FOUND ');
           end
      else
           begin
{ This sends the file name to the other PC }
            for i:= 1 to length(filename) do
              send(ord(filename[i]));
           send(13);
            qetchar(i):
{ This reads and sends the file to the other PC }
            if(i=67) then
            begin
              read(fp,c);
              while not EOF(fp) do
               begin
                send(ord(c));
                read(fp,c);
                j := getbuff(i);
                if i = 19 then
                 while i <> 17 do
                 j := getbuff(i);
               end;
              send(26);
             end;
           end;
       end;
{this stores the address of tempcom at vector OCH
 from vector 67H }
     swap_vectors($67,$0C);
   end.
```

PHONE.PAS

```
{This program is to make a phone call to the user on other pc}
program phone(input.output);
function getkey (var i : integer):integer
                                           ;external 'qetkey.bin'
function getbuff(var i : integer):integer ;external 'getbuff.bin'
const
     LF
           = 10:
                         { line feed
     CR
           = 13;
                        { carriage return
           = 27;
                                                      }-
     FSC
                      { escape
     SPACE = 32:
                       { space
type
    (This record contains the varioues registers in 8088.
     It is used in procedures within TURBO }
    registers = record
      ax,bx,cx,dx,bp,si,ds,es,flaqs : integer;
    end:
    mes = strinq[30];
var
    i,j,k,n1,n2,code,index,scancode,appm : integer;
  row,col,saverow,savecol,attrib,ptr : integer;
    wintop, winbottom, fgcolor, bgcolor
                                          : integer;
    c,ccr,clf,csp,lastchar
                                           : char;
    reg : registers;
    r1,c1,r2,c2 : integer;
    continue : boolean;
This procedure finds the cursor position on the screen
   using DOS interrupt 10h }
procedure findcur(var i,j :integer);
begin.
     req.ax := $0300;
     req.bx := 0;
     intr($10,reg);
     i := reg.dx div 256 + 1;
```

j := req.dx and \$FF + 1;

```
end:
{ This procedure positions the cursor on the screen
  at given row and column
                             }-
procedure poscur(row.col : integer);
begin
     req.ax := $200;
     req.bx := 0:
     req.dx := ((row-1) * 256) or ((col-1));
     intr($10,reg);
end;
{ This procedure swaps interrupt vectors v1 and v2 }
procedure swap vectors(v1,v2 : integer);
begin
   req.ax := $3500;
   req.ax := req.ax or v1:
   intr($21,req);
   reg.ax := reg.es;
   reg.ds := reg.ax;
   reg.dx := reg.bx;
   req.ax := $2500;
   reg.ax := reg.ax or v2;
   intr($21,reg);
end:
{ This procedure sends a char to another PC through 8250
  It waits untill shift reg and transmitter buffer
             >
  are empty
procedure send(w : integer);
var x,y,z,i : integer;
begin
     y := 0:z := 0:
     while ((y = 0) \text{ or } (z = 0)) do
       begin
         x := port[$03FD];
         y := x \text{ and } \$0020;
         z := x \text{ and } $0040;
       end;
     port[$03F8] := ω;
end;
{ This procedure displays a character at the current cursor posi-
  in the given attribute and advances the cursor to next column
  The first arguement is the character to be displayed and
  the second is the attribute
orocedure display(i,j :integer);
```

```
begin
     case i of
                              { print line feed as it is }
       10 : write(clf);
       13 : write(ccr);
                               { print carriage return as it is
       09 : for k:=1 to 8 do write(csp); '{ expand tab }
       else begin
              reg.ax := i or $0900;
              req.bx := j;
              reg.cx := 01;
              intr($10,req);
              findcur(row,col);
              poscur(row,col+1);
            end;
     end;
end;
{ This procedure returns a character from comm-buffer
  It waits till a character is received from PC2
procedure getchar(var i:integer);
var j : integer;
  begin
    i := 0:
    while i = 0 do j := qetbuff(i);
  end;
This procedure waits for a char from keyboard
   and returns the same
procedure readkbd(var i : integer);
var j :integer;
begin
  i := 255;
  while i=255 do j := getkey(i);
end;
{ This procedure displays the given string at the current
  cursor position in the given mode.
procedure set_display(st:mes;mode:integer);
var i,j : integer;
    for i:=1 to length(st) do display(ord(st[i]),mode);
end:
{ MAIN PROGRAM STARTS HERE }
begin
 swap_vectors($60,$0C);
{ read a charector from 8250 }
 i:=port[$03f8];
  i := 255;
  { empty the comm_buffer }
 while i <> 0 do
```

```
i := 0;
     j := getbuff(i);
   end:
  send(27);
  getchar(i);
  if (chr(i) = 'C') then
     begin
       send(80);
       getchar(i);
        if(lo(i)=67) then
         begin
{ This makes two windows on the screen }
          window(1,1,80,25);
          clrscr;
          qotoxy(30,1);
          set_display(' PCNET PHONE FACILITY ',$70);
          gotoxy(1,2);
          for i := 1 to 79 do write('-');
          gotoxy(1,13);
          for i := 1 to 79 do write('-');
          gotoxy(1,14);
          for i := 1 to 79 do write('-');
          gotoxy(1,25);
          for i := 1 to 79 do write('-');
          gotoxy(1,1);
          r1 := 1;c1 := 1;
          r2 := 1;c2 := 1;
          j := 1;
         continue := TRUE;
{ This displayes a key if pressed by the user, sends it
  to the other PC and reads a charector from comm_buffer
  if there is and displayes it }
         while continue do
           begin
            i := 255;
            j := getkey(i);
            i := lo(i);
            if i = 03 then
             begin
               continue := FALSE;
               send(03);
               clrscr;
             end
            else
              if i \leftrightarrow 255 then
                begin
                 send(i);
                 window(1,3,80,12);
                 textbackground(0);
                 textcolor(5);
                 gotoxy(r1,c1);
                 write(chr(i)):
```

Page 1-5

```
if i=13 then write(chr(10));
               r1 := wherex;c1 := wherey;
               end;
             i := 0;
            j := getbuff(i);
             i:=lo(i);
             if i = 03 then continue:=FALSE else
              if i <> 0 then
                begin
                 window(1,15,80,24);
                 textbackground(0);
                 textcolor(5);
                 gotoxy(r2,c2);
                 write(chr(i));
                 if i=13 then write(chr(10));
                  r2 := wherex;c2 := wherey;
                end;
          end;
       end;
  end;
   swap_vectors($67,$00);
end.
```

DOS.PAS

```
{ This program reads DOS commands from the key board,
    and appends the string >c:redire$ct at the end and
    resultent string length, 'C / ' at the beginning.}
 program dos (input,output);
 function getkey (var i : integer):integer ;external 'getkey.bin' ;
 function qetbuff (var i : integer):integer ;external 'qetbuff.bin';
 typ∈
     {This record contains the varioues registers in 8088
     Used in interrupt routines within TURBO }
     registers = record
       ax,bx,cx,dx,bp,si,ds,es,flags : integer;
     end;
 var
     i,j,k,l,flength :integer;
     c :char;
     filename, doscmd, redirect : string[20];
     command : string[40];
     fp : text;
     reg : registers;
     quit, clear to send : boolean;
 { This procedure returns a character from _comm_buffer
   It waits till a character is received from other PC }
procedure getchar(var i:integer);
 var j : integer;
   begin
     i := 0;
     while i = 0 do j := getbuff(i);
 { This procedure swaps vectors v1 and v2 }
 procedure swap_vectors(v1,v2 : integer);
 begin
```

Page 1-2

```
req.ax := $3500;
   reg.ax := reg.ax or v1;
   intr($21,reg);
   req.ax := req.es;
   reg.ds := reg.ax;
   req.dx := req.bx;
   req.ax := $2500:
   reg.ax := reg.ax or v2;
   intr($21,reg);
end;
{ This procedure sends a char to VAX through 8250
  It waits untill shift reg and transmitter buffer
  are empty }
procedure send(w : integer);
var x,y,z,i : integer;
begin
     y := 0; z := 0;
     while ((y = 0) \text{ or } (z = 0)) \text{ do}
       begin
         x := port[$03FD];
         y := x \text{ and } $0020;
         z := x \text{ and } \$0040;
       end:
     port[$03F8] := w;
end;
begin
{ This procedure stores the address of comm_int at
vector OCh from vector 60H }
     swap_vectors($60,$0C);
     i:=port[$03f8];
     i := 255;
{ this cleares the comm_buffer }
     while i <> 0 do
       begin
         i := 0;
         j := getbuff(i);
       end;
     send(27);
     getchar(i);
     if (chr(i) = 'C') then
      begin
         send($41);
         send($44);
         redirect:='>c:dire$ct';
         writeln:
         write('COMMAND>');
         readln(doscmd);
         flength:=length(doscmd)+length(redirect) + 5;
         command[1]:=chr(flenqth);
```

DOS.PAS Page 1-3

```
for j := 1 to length(redirect) do
           begin
            command[i]:=redirect[j];
            i := i+1;
           end;
         command[i]:=chr(13);
         i:=1;
{ This sends the command string }
         while(command[i]<>chr(13)) do
            send(ord(command[i]));
            i:=i+1:
           end;
         send(13);
         i := 0;
         getchar(i);
{this reads message sent by other PC and displayes it }
         while (i \leftrightarrow 26) do
           begin
             write(chr(i));
             getchar(i);
           end;
      end;

    This store the address of TMPCOM at vector OCH from

  vector 67H }
      swap_vectors($67,$0C);
    end.
```

BIBLIOGRAPHY

1.	Microprocessors and interfacing -
	Programming and hardware by Douglas V. Hall
2.	Micro computer Systems : The 8086/8088
	family by Yu-Cheng Liu and Glenn A. Gibson
3.	Computer Networks by Andrew S. Tanenbaum
4.	Turbo Pascal manual
	The MSDOS handbook by Richard Allen King
ε.	Assembly Language Techniques by Alan R. Millar
7.	IBM pc Technical reference manual
8.	Programmer's guide to the IBM pc by Peter Norton
9.	DOS reference manual
10.	Designing and implementing Local Area Networks
· σ	bv Chorafas

